Guided-wave optical interconnections embedded within a microelectronic wafer-level batch package

Wafer-level electronic packages having waveguides and methods of fabricating chip-level electronic packages having waveguides are disclosed. A representative chip-level electronic package includes at least one waveguide having a waveguide core. In addition, another representative chip-level electron...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PATEL CHIRAG, MEINDL JAMES D, MARTIN KEVIN P, BAKIR MUHANNAD, MULE' TONY, GLYTSIS ELIAS N, GAYLORD THOMAS K, KOHL PAUL, SCHULTZ STEPHEN M, REED HOLLIE
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PATEL CHIRAG
MEINDL JAMES D
MARTIN KEVIN P
BAKIR MUHANNAD
MULE' TONY
GLYTSIS ELIAS N
GAYLORD THOMAS K
KOHL PAUL
SCHULTZ STEPHEN M
REED HOLLIE
description Wafer-level electronic packages having waveguides and methods of fabricating chip-level electronic packages having waveguides are disclosed. A representative chip-level electronic package includes at least one waveguide having a waveguide core. In addition, another representative chip-level electronic package includes a waveguide having an air-gap cladding layer around a portion of the waveguide core. A representative method for fabricating a chip-level electronic package includes: providing a substrate having a passivation layer disposed on the substrate; disposing a waveguide core on a portion of the passivation layer; disposing a first sacrificial layer onto at least one portion of the passivation layer and the waveguide core; disposing an overcoat layer onto the passivation layer and the first sacrificial layer; and removing the first sacrificial layer to define an air-gap cladding layer within the overcoat polymer layer and around a portion of the waveguide core.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6785458B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6785458B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6785458B23</originalsourceid><addsrcrecordid>eNqNyj0SgkAMBlAaC0e9Qy5Ao6LUOv70ao0hfEjGJcssK1xfCg9g9Zo3T56Xj1ao0pEHkO-iCjtSiwjizSBRvfWEtkQ1NRo1NmrE1KoEDzeF4E2FRq4RUocBjkqO0lDH8uYXlsmsZtdj9XOR0Pl0P15TdL5APy0YYvG47fZ5ts3yw3rzR_kCpOs9ug</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Guided-wave optical interconnections embedded within a microelectronic wafer-level batch package</title><source>esp@cenet</source><creator>PATEL CHIRAG ; MEINDL JAMES D ; MARTIN KEVIN P ; BAKIR MUHANNAD ; MULE' TONY ; GLYTSIS ELIAS N ; GAYLORD THOMAS K ; KOHL PAUL ; SCHULTZ STEPHEN M ; REED HOLLIE</creator><creatorcontrib>PATEL CHIRAG ; MEINDL JAMES D ; MARTIN KEVIN P ; BAKIR MUHANNAD ; MULE' TONY ; GLYTSIS ELIAS N ; GAYLORD THOMAS K ; KOHL PAUL ; SCHULTZ STEPHEN M ; REED HOLLIE</creatorcontrib><description>Wafer-level electronic packages having waveguides and methods of fabricating chip-level electronic packages having waveguides are disclosed. A representative chip-level electronic package includes at least one waveguide having a waveguide core. In addition, another representative chip-level electronic package includes a waveguide having an air-gap cladding layer around a portion of the waveguide core. A representative method for fabricating a chip-level electronic package includes: providing a substrate having a passivation layer disposed on the substrate; disposing a waveguide core on a portion of the passivation layer; disposing a first sacrificial layer onto at least one portion of the passivation layer and the waveguide core; disposing an overcoat layer onto the passivation layer and the first sacrificial layer; and removing the first sacrificial layer to define an air-gap cladding layer within the overcoat polymer layer and around a portion of the waveguide core.</description><edition>7</edition><language>eng</language><subject>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS ; OPTICS ; PHYSICS</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20040831&amp;DB=EPODOC&amp;CC=US&amp;NR=6785458B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20040831&amp;DB=EPODOC&amp;CC=US&amp;NR=6785458B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PATEL CHIRAG</creatorcontrib><creatorcontrib>MEINDL JAMES D</creatorcontrib><creatorcontrib>MARTIN KEVIN P</creatorcontrib><creatorcontrib>BAKIR MUHANNAD</creatorcontrib><creatorcontrib>MULE' TONY</creatorcontrib><creatorcontrib>GLYTSIS ELIAS N</creatorcontrib><creatorcontrib>GAYLORD THOMAS K</creatorcontrib><creatorcontrib>KOHL PAUL</creatorcontrib><creatorcontrib>SCHULTZ STEPHEN M</creatorcontrib><creatorcontrib>REED HOLLIE</creatorcontrib><title>Guided-wave optical interconnections embedded within a microelectronic wafer-level batch package</title><description>Wafer-level electronic packages having waveguides and methods of fabricating chip-level electronic packages having waveguides are disclosed. A representative chip-level electronic package includes at least one waveguide having a waveguide core. In addition, another representative chip-level electronic package includes a waveguide having an air-gap cladding layer around a portion of the waveguide core. A representative method for fabricating a chip-level electronic package includes: providing a substrate having a passivation layer disposed on the substrate; disposing a waveguide core on a portion of the passivation layer; disposing a first sacrificial layer onto at least one portion of the passivation layer and the waveguide core; disposing an overcoat layer onto the passivation layer and the first sacrificial layer; and removing the first sacrificial layer to define an air-gap cladding layer within the overcoat polymer layer and around a portion of the waveguide core.</description><subject>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS</subject><subject>OPTICS</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyj0SgkAMBlAaC0e9Qy5Ao6LUOv70ao0hfEjGJcssK1xfCg9g9Zo3T56Xj1ao0pEHkO-iCjtSiwjizSBRvfWEtkQ1NRo1NmrE1KoEDzeF4E2FRq4RUocBjkqO0lDH8uYXlsmsZtdj9XOR0Pl0P15TdL5APy0YYvG47fZ5ts3yw3rzR_kCpOs9ug</recordid><startdate>20040831</startdate><enddate>20040831</enddate><creator>PATEL CHIRAG</creator><creator>MEINDL JAMES D</creator><creator>MARTIN KEVIN P</creator><creator>BAKIR MUHANNAD</creator><creator>MULE' TONY</creator><creator>GLYTSIS ELIAS N</creator><creator>GAYLORD THOMAS K</creator><creator>KOHL PAUL</creator><creator>SCHULTZ STEPHEN M</creator><creator>REED HOLLIE</creator><scope>EVB</scope></search><sort><creationdate>20040831</creationdate><title>Guided-wave optical interconnections embedded within a microelectronic wafer-level batch package</title><author>PATEL CHIRAG ; MEINDL JAMES D ; MARTIN KEVIN P ; BAKIR MUHANNAD ; MULE' TONY ; GLYTSIS ELIAS N ; GAYLORD THOMAS K ; KOHL PAUL ; SCHULTZ STEPHEN M ; REED HOLLIE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6785458B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS</topic><topic>OPTICS</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>PATEL CHIRAG</creatorcontrib><creatorcontrib>MEINDL JAMES D</creatorcontrib><creatorcontrib>MARTIN KEVIN P</creatorcontrib><creatorcontrib>BAKIR MUHANNAD</creatorcontrib><creatorcontrib>MULE' TONY</creatorcontrib><creatorcontrib>GLYTSIS ELIAS N</creatorcontrib><creatorcontrib>GAYLORD THOMAS K</creatorcontrib><creatorcontrib>KOHL PAUL</creatorcontrib><creatorcontrib>SCHULTZ STEPHEN M</creatorcontrib><creatorcontrib>REED HOLLIE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PATEL CHIRAG</au><au>MEINDL JAMES D</au><au>MARTIN KEVIN P</au><au>BAKIR MUHANNAD</au><au>MULE' TONY</au><au>GLYTSIS ELIAS N</au><au>GAYLORD THOMAS K</au><au>KOHL PAUL</au><au>SCHULTZ STEPHEN M</au><au>REED HOLLIE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Guided-wave optical interconnections embedded within a microelectronic wafer-level batch package</title><date>2004-08-31</date><risdate>2004</risdate><abstract>Wafer-level electronic packages having waveguides and methods of fabricating chip-level electronic packages having waveguides are disclosed. A representative chip-level electronic package includes at least one waveguide having a waveguide core. In addition, another representative chip-level electronic package includes a waveguide having an air-gap cladding layer around a portion of the waveguide core. A representative method for fabricating a chip-level electronic package includes: providing a substrate having a passivation layer disposed on the substrate; disposing a waveguide core on a portion of the passivation layer; disposing a first sacrificial layer onto at least one portion of the passivation layer and the waveguide core; disposing an overcoat layer onto the passivation layer and the first sacrificial layer; and removing the first sacrificial layer to define an air-gap cladding layer within the overcoat polymer layer and around a portion of the waveguide core.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6785458B2
source esp@cenet
subjects OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS
OPTICS
PHYSICS
title Guided-wave optical interconnections embedded within a microelectronic wafer-level batch package
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T21%3A05%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PATEL%20CHIRAG&rft.date=2004-08-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6785458B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true