Input gate protection circuit and method

An input gate protection circuit has a pass transistor having a source coupled to an input signal. A first voltage range control circuit is coupled to a gate of the pass transistor. A second voltage range is control circuit coupled to the gate of the pass transistor.

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	MAHESHWARI SANJEEV KUMAR, BETTMAN ROGER JAY
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	MAHESHWARI SANJEEV KUMAR BETTMAN ROGER JAY
description	An input gate protection circuit has a pass transistor having a source coupled to an input signal. A first voltage range control circuit is coupled to a gate of the pass transistor. A second voltage range is control circuit coupled to the gate of the pass transistor.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6768618B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6768618B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6768618B13</originalsourceid><addsrcrecordid>eNrjZNDwzCsoLVFITyxJVSgoyi9JTS7JzM9TSM4sSi7NLFFIzEtRyE0tychP4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBZuZmFmaGFk6GxkQoAQCNiigy</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Input gate protection circuit and method</title><source>esp@cenet</source><creator>MAHESHWARI SANJEEV KUMAR ; BETTMAN ROGER JAY</creator><creatorcontrib>MAHESHWARI SANJEEV KUMAR ; BETTMAN ROGER JAY</creatorcontrib><description>An input gate protection circuit has a pass transistor having a source coupled to an input signal. A first voltage range control circuit is coupled to a gate of the pass transistor. A second voltage range is control circuit coupled to the gate of the pass transistor.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040727&DB=EPODOC&CC=US&NR=6768618B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040727&DB=EPODOC&CC=US&NR=6768618B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MAHESHWARI SANJEEV KUMAR</creatorcontrib><creatorcontrib>BETTMAN ROGER JAY</creatorcontrib><title>Input gate protection circuit and method</title><description>An input gate protection circuit has a pass transistor having a source coupled to an input signal. A first voltage range control circuit is coupled to a gate of the pass transistor. A second voltage range is control circuit coupled to the gate of the pass transistor.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDwzCsoLVFITyxJVSgoyi9JTS7JzM9TSM4sSi7NLFFIzEtRyE0tychP4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8aHBZuZmFmaGFk6GxkQoAQCNiigy</recordid><startdate>20040727</startdate><enddate>20040727</enddate><creator>MAHESHWARI SANJEEV KUMAR</creator><creator>BETTMAN ROGER JAY</creator><scope>EVB</scope></search><sort><creationdate>20040727</creationdate><title>Input gate protection circuit and method</title><author>MAHESHWARI SANJEEV KUMAR ; BETTMAN ROGER JAY</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6768618B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>MAHESHWARI SANJEEV KUMAR</creatorcontrib><creatorcontrib>BETTMAN ROGER JAY</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MAHESHWARI SANJEEV KUMAR</au><au>BETTMAN ROGER JAY</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Input gate protection circuit and method</title><date>2004-07-27</date><risdate>2004</risdate><abstract>An input gate protection circuit has a pass transistor having a source coupled to an input signal. A first voltage range control circuit is coupled to a gate of the pass transistor. A second voltage range is control circuit coupled to the gate of the pass transistor.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US6768618B1
source	esp@cenet
subjects	BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE
title	Input gate protection circuit and method
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T08%3A11%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MAHESHWARI%20SANJEEV%20KUMAR&rft.date=2004-07-27&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6768618B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true