Lead frame design for chip scale package
A universal lead frame for mounting dice to form integrated circuit packages is provided. The lead frame may be made from a metal sheet, which may be stamped or etched. The lead frame provides a plurality of posts and a connecting sheet connecting the plurality of posts. Dice are adhesively mounted...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | MOSTAFAZADEH SHAHRAM |
description | A universal lead frame for mounting dice to form integrated circuit packages is provided. The lead frame may be made from a metal sheet, which may be stamped or etched. The lead frame provides a plurality of posts and a connecting sheet connecting the plurality of posts. Dice are adhesively mounted on to a first set of the plurality of posts. The dice are then electrically connected to a second set of the plurality of posts using wire bonding. An encapsulating material is placed over the dice and lead frame, with the connecting sheet keeping the encapsulating material on one side of the lead frame. The connecting sheet is then removed, leaving the posts as separate leads. The integrated circuits formed by the encapsulated dice and leads may be tested as a panel, before the integrated circuits are singulated. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6740961B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6740961B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6740961B13</originalsourceid><addsrcrecordid>eNrjZNDwSU1MUUgrSsxNVUhJLc5Mz1NIyy9SSM7ILFAoTk7MSVUoSEzOTkxP5WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcVAVal5qSXxocFm5iYGlmaGTobGRCgBADZDJ1s</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Lead frame design for chip scale package</title><source>esp@cenet</source><creator>MOSTAFAZADEH SHAHRAM</creator><creatorcontrib>MOSTAFAZADEH SHAHRAM</creatorcontrib><description>A universal lead frame for mounting dice to form integrated circuit packages is provided. The lead frame may be made from a metal sheet, which may be stamped or etched. The lead frame provides a plurality of posts and a connecting sheet connecting the plurality of posts. Dice are adhesively mounted on to a first set of the plurality of posts. The dice are then electrically connected to a second set of the plurality of posts using wire bonding. An encapsulating material is placed over the dice and lead frame, with the connecting sheet keeping the encapsulating material on one side of the lead frame. The connecting sheet is then removed, leaving the posts as separate leads. The integrated circuits formed by the encapsulated dice and leads may be tested as a panel, before the integrated circuits are singulated.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040525&DB=EPODOC&CC=US&NR=6740961B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040525&DB=EPODOC&CC=US&NR=6740961B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MOSTAFAZADEH SHAHRAM</creatorcontrib><title>Lead frame design for chip scale package</title><description>A universal lead frame for mounting dice to form integrated circuit packages is provided. The lead frame may be made from a metal sheet, which may be stamped or etched. The lead frame provides a plurality of posts and a connecting sheet connecting the plurality of posts. Dice are adhesively mounted on to a first set of the plurality of posts. The dice are then electrically connected to a second set of the plurality of posts using wire bonding. An encapsulating material is placed over the dice and lead frame, with the connecting sheet keeping the encapsulating material on one side of the lead frame. The connecting sheet is then removed, leaving the posts as separate leads. The integrated circuits formed by the encapsulated dice and leads may be tested as a panel, before the integrated circuits are singulated.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDwSU1MUUgrSsxNVUhJLc5Mz1NIyy9SSM7ILFAoTk7MSVUoSEzOTkxP5WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcVAVal5qSXxocFm5iYGlmaGTobGRCgBADZDJ1s</recordid><startdate>20040525</startdate><enddate>20040525</enddate><creator>MOSTAFAZADEH SHAHRAM</creator><scope>EVB</scope></search><sort><creationdate>20040525</creationdate><title>Lead frame design for chip scale package</title><author>MOSTAFAZADEH SHAHRAM</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6740961B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MOSTAFAZADEH SHAHRAM</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MOSTAFAZADEH SHAHRAM</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Lead frame design for chip scale package</title><date>2004-05-25</date><risdate>2004</risdate><abstract>A universal lead frame for mounting dice to form integrated circuit packages is provided. The lead frame may be made from a metal sheet, which may be stamped or etched. The lead frame provides a plurality of posts and a connecting sheet connecting the plurality of posts. Dice are adhesively mounted on to a first set of the plurality of posts. The dice are then electrically connected to a second set of the plurality of posts using wire bonding. An encapsulating material is placed over the dice and lead frame, with the connecting sheet keeping the encapsulating material on one side of the lead frame. The connecting sheet is then removed, leaving the posts as separate leads. The integrated circuits formed by the encapsulated dice and leads may be tested as a panel, before the integrated circuits are singulated.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US6740961B1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Lead frame design for chip scale package |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T04%3A27%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MOSTAFAZADEH%20SHAHRAM&rft.date=2004-05-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6740961B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |