Application specific integrated circuit with dual-mode system for externally accessible data buses and visibility buses

An application specific integrated circuit includes a multiplicity of operational blocks each of which includes at least one respective data bus and at least one respective visibility bus and a respective addressable multiplexer for selecting between those buses to provide an output on a to respecti...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CASEY FERGUS, HAY CHRISTOPHER, CHOI KAM, GIBSON PATRICK, LOUGHRAN KEVIN, ALLWRIGHT GARETH E, GAVIN VINCENT
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CASEY FERGUS
HAY CHRISTOPHER
CHOI KAM
GIBSON PATRICK
LOUGHRAN KEVIN
ALLWRIGHT GARETH E
GAVIN VINCENT
description An application specific integrated circuit includes a multiplicity of operational blocks each of which includes at least one respective data bus and at least one respective visibility bus and a respective addressable multiplexer for selecting between those buses to provide an output on a to respective block bus. An interface block includes a first addressable multiplexer for selecting output data from a selected one of the blocks and providing an output; a register coupled to the output of the first addressable multiplexer; and a second addressable multiplexer for selecting between data provided by the output of the first addressable multiplexer and data in the register. Different portions of externally supplied address words are applied to the first addressable multiplexer and the respective addressable multiplexer, and a decoder is responsive to the address words for controlling the second addressable multiplexer. The arrangement provides a common multiplexing system for data buses and visibility buses.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6625684B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6625684B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6625684B13</originalsourceid><addsrcrecordid>eNqNyj0OwjAMQOEuDAi4gy_Qgb-KFRCIHZgr47hgKU2i2KX09iDBAZie9OmNi36bkhdCkxhAE5M0QiDB-J7R2AFJpk4MerEHuA592UbHoIMat9DEDPwyzgG9HwCJWFVunsGhIdw6ZQUMDp7yYfFiwxenxahBrzz7dVLA8XDZn0pOsWZNSBzY6uu5qhbrarPazZd_LG9qrkab</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Application specific integrated circuit with dual-mode system for externally accessible data buses and visibility buses</title><source>esp@cenet</source><creator>CASEY FERGUS ; HAY CHRISTOPHER ; CHOI KAM ; GIBSON PATRICK ; LOUGHRAN KEVIN ; ALLWRIGHT GARETH E ; GAVIN VINCENT</creator><creatorcontrib>CASEY FERGUS ; HAY CHRISTOPHER ; CHOI KAM ; GIBSON PATRICK ; LOUGHRAN KEVIN ; ALLWRIGHT GARETH E ; GAVIN VINCENT</creatorcontrib><description>An application specific integrated circuit includes a multiplicity of operational blocks each of which includes at least one respective data bus and at least one respective visibility bus and a respective addressable multiplexer for selecting between those buses to provide an output on a to respective block bus. An interface block includes a first addressable multiplexer for selecting output data from a selected one of the blocks and providing an output; a register coupled to the output of the first addressable multiplexer; and a second addressable multiplexer for selecting between data provided by the output of the first addressable multiplexer and data in the register. Different portions of externally supplied address words are applied to the first addressable multiplexer and the respective addressable multiplexer, and a decoder is responsive to the address words for controlling the second addressable multiplexer. The arrangement provides a common multiplexing system for data buses and visibility buses.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20030923&amp;DB=EPODOC&amp;CC=US&amp;NR=6625684B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20030923&amp;DB=EPODOC&amp;CC=US&amp;NR=6625684B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CASEY FERGUS</creatorcontrib><creatorcontrib>HAY CHRISTOPHER</creatorcontrib><creatorcontrib>CHOI KAM</creatorcontrib><creatorcontrib>GIBSON PATRICK</creatorcontrib><creatorcontrib>LOUGHRAN KEVIN</creatorcontrib><creatorcontrib>ALLWRIGHT GARETH E</creatorcontrib><creatorcontrib>GAVIN VINCENT</creatorcontrib><title>Application specific integrated circuit with dual-mode system for externally accessible data buses and visibility buses</title><description>An application specific integrated circuit includes a multiplicity of operational blocks each of which includes at least one respective data bus and at least one respective visibility bus and a respective addressable multiplexer for selecting between those buses to provide an output on a to respective block bus. An interface block includes a first addressable multiplexer for selecting output data from a selected one of the blocks and providing an output; a register coupled to the output of the first addressable multiplexer; and a second addressable multiplexer for selecting between data provided by the output of the first addressable multiplexer and data in the register. Different portions of externally supplied address words are applied to the first addressable multiplexer and the respective addressable multiplexer, and a decoder is responsive to the address words for controlling the second addressable multiplexer. The arrangement provides a common multiplexing system for data buses and visibility buses.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyj0OwjAMQOEuDAi4gy_Qgb-KFRCIHZgr47hgKU2i2KX09iDBAZie9OmNi36bkhdCkxhAE5M0QiDB-J7R2AFJpk4MerEHuA592UbHoIMat9DEDPwyzgG9HwCJWFVunsGhIdw6ZQUMDp7yYfFiwxenxahBrzz7dVLA8XDZn0pOsWZNSBzY6uu5qhbrarPazZd_LG9qrkab</recordid><startdate>20030923</startdate><enddate>20030923</enddate><creator>CASEY FERGUS</creator><creator>HAY CHRISTOPHER</creator><creator>CHOI KAM</creator><creator>GIBSON PATRICK</creator><creator>LOUGHRAN KEVIN</creator><creator>ALLWRIGHT GARETH E</creator><creator>GAVIN VINCENT</creator><scope>EVB</scope></search><sort><creationdate>20030923</creationdate><title>Application specific integrated circuit with dual-mode system for externally accessible data buses and visibility buses</title><author>CASEY FERGUS ; HAY CHRISTOPHER ; CHOI KAM ; GIBSON PATRICK ; LOUGHRAN KEVIN ; ALLWRIGHT GARETH E ; GAVIN VINCENT</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6625684B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>CASEY FERGUS</creatorcontrib><creatorcontrib>HAY CHRISTOPHER</creatorcontrib><creatorcontrib>CHOI KAM</creatorcontrib><creatorcontrib>GIBSON PATRICK</creatorcontrib><creatorcontrib>LOUGHRAN KEVIN</creatorcontrib><creatorcontrib>ALLWRIGHT GARETH E</creatorcontrib><creatorcontrib>GAVIN VINCENT</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CASEY FERGUS</au><au>HAY CHRISTOPHER</au><au>CHOI KAM</au><au>GIBSON PATRICK</au><au>LOUGHRAN KEVIN</au><au>ALLWRIGHT GARETH E</au><au>GAVIN VINCENT</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Application specific integrated circuit with dual-mode system for externally accessible data buses and visibility buses</title><date>2003-09-23</date><risdate>2003</risdate><abstract>An application specific integrated circuit includes a multiplicity of operational blocks each of which includes at least one respective data bus and at least one respective visibility bus and a respective addressable multiplexer for selecting between those buses to provide an output on a to respective block bus. An interface block includes a first addressable multiplexer for selecting output data from a selected one of the blocks and providing an output; a register coupled to the output of the first addressable multiplexer; and a second addressable multiplexer for selecting between data provided by the output of the first addressable multiplexer and data in the register. Different portions of externally supplied address words are applied to the first addressable multiplexer and the respective addressable multiplexer, and a decoder is responsive to the address words for controlling the second addressable multiplexer. The arrangement provides a common multiplexing system for data buses and visibility buses.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6625684B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title Application specific integrated circuit with dual-mode system for externally accessible data buses and visibility buses
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T21%3A04%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CASEY%20FERGUS&rft.date=2003-09-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6625684B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true