Apparatus and method for performing speculative cache directory tag updates

An apparatus and method for performing speculative directory cache tag updates for read accesses to memory is herein disclosed. A control unit for performing tag updates is coupled between the memory controller and the memory bank in a multiprocessor system that employs a directory-based coherency p...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	MCALLISTER CURTIS R, HUANG TERRY C, YU HENRY, DUGAN MICHAEL K, HEAP MARK A, GOSTIN GARY B
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	MCALLISTER CURTIS R HUANG TERRY C YU HENRY DUGAN MICHAEL K HEAP MARK A GOSTIN GARY B
description	An apparatus and method for performing speculative directory cache tag updates for read accesses to memory is herein disclosed. A control unit for performing tag updates is coupled between the memory controller and the memory bank in a multiprocessor system that employs a directory-based coherency protocol. The control unit transmits data read from the memory bank to the memory controller while calculating the updated tag that it then writes back to the memory bank. In this manner, the memory bank busy time and memory bus traffic are reduced thereby improving the overall performance of a memory access.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6564306B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6564306B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6564306B23</originalsourceid><addsrcrecordid>eNqNyjEKAjEQBdA0FqLeYS4giKvpVRTBUq2XIfm7G9hNhmQieHstPIDVa97c3A4inFlrIY6eJuiQPHUpkyB_mULsqQhcHVnDC-TYDSAfMpym_Cblnqp4VpSlmXU8Fqx-Lgxdzo_TdQ1JLYqwQ4S2z7vd212zscdt80f5ACwFNaU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Apparatus and method for performing speculative cache directory tag updates</title><source>esp@cenet</source><creator>MCALLISTER CURTIS R ; HUANG TERRY C ; YU HENRY ; DUGAN MICHAEL K ; HEAP MARK A ; GOSTIN GARY B</creator><creatorcontrib>MCALLISTER CURTIS R ; HUANG TERRY C ; YU HENRY ; DUGAN MICHAEL K ; HEAP MARK A ; GOSTIN GARY B</creatorcontrib><description>An apparatus and method for performing speculative directory cache tag updates for read accesses to memory is herein disclosed. A control unit for performing tag updates is coupled between the memory controller and the memory bank in a multiprocessor system that employs a directory-based coherency protocol. The control unit transmits data read from the memory bank to the memory controller while calculating the updated tag that it then writes back to the memory bank. In this manner, the memory bank busy time and memory bus traffic are reduced thereby improving the overall performance of a memory access.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2003</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20030513&DB=EPODOC&CC=US&NR=6564306B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20030513&DB=EPODOC&CC=US&NR=6564306B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MCALLISTER CURTIS R</creatorcontrib><creatorcontrib>HUANG TERRY C</creatorcontrib><creatorcontrib>YU HENRY</creatorcontrib><creatorcontrib>DUGAN MICHAEL K</creatorcontrib><creatorcontrib>HEAP MARK A</creatorcontrib><creatorcontrib>GOSTIN GARY B</creatorcontrib><title>Apparatus and method for performing speculative cache directory tag updates</title><description>An apparatus and method for performing speculative directory cache tag updates for read accesses to memory is herein disclosed. A control unit for performing tag updates is coupled between the memory controller and the memory bank in a multiprocessor system that employs a directory-based coherency protocol. The control unit transmits data read from the memory bank to the memory controller while calculating the updated tag that it then writes back to the memory bank. In this manner, the memory bank busy time and memory bus traffic are reduced thereby improving the overall performance of a memory access.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2003</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyjEKAjEQBdA0FqLeYS4giKvpVRTBUq2XIfm7G9hNhmQieHstPIDVa97c3A4inFlrIY6eJuiQPHUpkyB_mULsqQhcHVnDC-TYDSAfMpym_Cblnqp4VpSlmXU8Fqx-Lgxdzo_TdQ1JLYqwQ4S2z7vd212zscdt80f5ACwFNaU</recordid><startdate>20030513</startdate><enddate>20030513</enddate><creator>MCALLISTER CURTIS R</creator><creator>HUANG TERRY C</creator><creator>YU HENRY</creator><creator>DUGAN MICHAEL K</creator><creator>HEAP MARK A</creator><creator>GOSTIN GARY B</creator><scope>EVB</scope></search><sort><creationdate>20030513</creationdate><title>Apparatus and method for performing speculative cache directory tag updates</title><author>MCALLISTER CURTIS R ; HUANG TERRY C ; YU HENRY ; DUGAN MICHAEL K ; HEAP MARK A ; GOSTIN GARY B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6564306B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2003</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MCALLISTER CURTIS R</creatorcontrib><creatorcontrib>HUANG TERRY C</creatorcontrib><creatorcontrib>YU HENRY</creatorcontrib><creatorcontrib>DUGAN MICHAEL K</creatorcontrib><creatorcontrib>HEAP MARK A</creatorcontrib><creatorcontrib>GOSTIN GARY B</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MCALLISTER CURTIS R</au><au>HUANG TERRY C</au><au>YU HENRY</au><au>DUGAN MICHAEL K</au><au>HEAP MARK A</au><au>GOSTIN GARY B</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Apparatus and method for performing speculative cache directory tag updates</title><date>2003-05-13</date><risdate>2003</risdate><abstract>An apparatus and method for performing speculative directory cache tag updates for read accesses to memory is herein disclosed. A control unit for performing tag updates is coupled between the memory controller and the memory bank in a multiprocessor system that employs a directory-based coherency protocol. The control unit transmits data read from the memory bank to the memory controller while calculating the updated tag that it then writes back to the memory bank. In this manner, the memory bank busy time and memory bus traffic are reduced thereby improving the overall performance of a memory access.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US6564306B2
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Apparatus and method for performing speculative cache directory tag updates
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T10%3A37%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MCALLISTER%20CURTIS%20R&rft.date=2003-05-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6564306B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true