Method and system for optimally issuing dependent instructions based on speculative L2 cache hit in a data processing system

A method for optimally issuing instructions that are related to a first instruction in a data processing system is disclosed. The processing system includes a primary and secondary cache. The method and system comprises speculatively indicating a hit of the first instruction in a secondary cache and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RONCHETTI BRUCE JOSEPH, CARGNONI ROBERT ALAN, SHIPPY DAVID JAMES, THATCHER LARRY EDWARD
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RONCHETTI BRUCE JOSEPH
CARGNONI ROBERT ALAN
SHIPPY DAVID JAMES
THATCHER LARRY EDWARD
description A method for optimally issuing instructions that are related to a first instruction in a data processing system is disclosed. The processing system includes a primary and secondary cache. The method and system comprises speculatively indicating a hit of the first instruction in a secondary cache and releasing the dependent instructions. The method and system includes determining if the first instruction is within the secondary cache. The method and system further includes providing data related to the first instruction from the secondary cache to the primary cache when the instruction is within the secondary cache. A method and system in accordance with the present invention causes instructions that create dependencies (such as a load instruction) to signal an issue queue (which is responsible for issuing instructions with resolved conflicts) in advance, that the instruction will complete in a predetermined number of cycles. In an embodiment, a core interface unit (CIU) will signal an execution unit such as the Load Store Unit (LSU) that it is assumed that the instruction will hit in the L2 cache. An issue queue uses the signal to issue dependent instructions at an optimal time. If the instruction misses in the L2 cache, the cache hierarchy causes the instructions to be abandoned and re-executed when the data is available.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6490653B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6490653B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6490653B13</originalsourceid><addsrcrecordid>eNqNjbEKwkAQBdNYiPoP7wcENRqwVRQLrdQ6rHcbc3C5O7IbIeDHS9APsJpmmBln7wtrHS0oWEgvyg2q2CImdQ1538OJdC48YTlxsBwULoi2nVEXg-BBwhYxQBKbzpO6F-O8giFTM2o36CBYUkJqo2GRofZdTbNRRV549uMkw_Fw25_mnGLJkshwYC3v12K9XRSbfLfM_1A-kqFHqg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for optimally issuing dependent instructions based on speculative L2 cache hit in a data processing system</title><source>esp@cenet</source><creator>RONCHETTI BRUCE JOSEPH ; CARGNONI ROBERT ALAN ; SHIPPY DAVID JAMES ; THATCHER LARRY EDWARD</creator><creatorcontrib>RONCHETTI BRUCE JOSEPH ; CARGNONI ROBERT ALAN ; SHIPPY DAVID JAMES ; THATCHER LARRY EDWARD</creatorcontrib><description>A method for optimally issuing instructions that are related to a first instruction in a data processing system is disclosed. The processing system includes a primary and secondary cache. The method and system comprises speculatively indicating a hit of the first instruction in a secondary cache and releasing the dependent instructions. The method and system includes determining if the first instruction is within the secondary cache. The method and system further includes providing data related to the first instruction from the secondary cache to the primary cache when the instruction is within the secondary cache. A method and system in accordance with the present invention causes instructions that create dependencies (such as a load instruction) to signal an issue queue (which is responsible for issuing instructions with resolved conflicts) in advance, that the instruction will complete in a predetermined number of cycles. In an embodiment, a core interface unit (CIU) will signal an execution unit such as the Load Store Unit (LSU) that it is assumed that the instruction will hit in the L2 cache. An issue queue uses the signal to issue dependent instructions at an optimal time. If the instruction misses in the L2 cache, the cache hierarchy causes the instructions to be abandoned and re-executed when the data is available.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20021203&amp;DB=EPODOC&amp;CC=US&amp;NR=6490653B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20021203&amp;DB=EPODOC&amp;CC=US&amp;NR=6490653B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RONCHETTI BRUCE JOSEPH</creatorcontrib><creatorcontrib>CARGNONI ROBERT ALAN</creatorcontrib><creatorcontrib>SHIPPY DAVID JAMES</creatorcontrib><creatorcontrib>THATCHER LARRY EDWARD</creatorcontrib><title>Method and system for optimally issuing dependent instructions based on speculative L2 cache hit in a data processing system</title><description>A method for optimally issuing instructions that are related to a first instruction in a data processing system is disclosed. The processing system includes a primary and secondary cache. The method and system comprises speculatively indicating a hit of the first instruction in a secondary cache and releasing the dependent instructions. The method and system includes determining if the first instruction is within the secondary cache. The method and system further includes providing data related to the first instruction from the secondary cache to the primary cache when the instruction is within the secondary cache. A method and system in accordance with the present invention causes instructions that create dependencies (such as a load instruction) to signal an issue queue (which is responsible for issuing instructions with resolved conflicts) in advance, that the instruction will complete in a predetermined number of cycles. In an embodiment, a core interface unit (CIU) will signal an execution unit such as the Load Store Unit (LSU) that it is assumed that the instruction will hit in the L2 cache. An issue queue uses the signal to issue dependent instructions at an optimal time. If the instruction misses in the L2 cache, the cache hierarchy causes the instructions to be abandoned and re-executed when the data is available.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjbEKwkAQBdNYiPoP7wcENRqwVRQLrdQ6rHcbc3C5O7IbIeDHS9APsJpmmBln7wtrHS0oWEgvyg2q2CImdQ1538OJdC48YTlxsBwULoi2nVEXg-BBwhYxQBKbzpO6F-O8giFTM2o36CBYUkJqo2GRofZdTbNRRV549uMkw_Fw25_mnGLJkshwYC3v12K9XRSbfLfM_1A-kqFHqg</recordid><startdate>20021203</startdate><enddate>20021203</enddate><creator>RONCHETTI BRUCE JOSEPH</creator><creator>CARGNONI ROBERT ALAN</creator><creator>SHIPPY DAVID JAMES</creator><creator>THATCHER LARRY EDWARD</creator><scope>EVB</scope></search><sort><creationdate>20021203</creationdate><title>Method and system for optimally issuing dependent instructions based on speculative L2 cache hit in a data processing system</title><author>RONCHETTI BRUCE JOSEPH ; CARGNONI ROBERT ALAN ; SHIPPY DAVID JAMES ; THATCHER LARRY EDWARD</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6490653B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>RONCHETTI BRUCE JOSEPH</creatorcontrib><creatorcontrib>CARGNONI ROBERT ALAN</creatorcontrib><creatorcontrib>SHIPPY DAVID JAMES</creatorcontrib><creatorcontrib>THATCHER LARRY EDWARD</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RONCHETTI BRUCE JOSEPH</au><au>CARGNONI ROBERT ALAN</au><au>SHIPPY DAVID JAMES</au><au>THATCHER LARRY EDWARD</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for optimally issuing dependent instructions based on speculative L2 cache hit in a data processing system</title><date>2002-12-03</date><risdate>2002</risdate><abstract>A method for optimally issuing instructions that are related to a first instruction in a data processing system is disclosed. The processing system includes a primary and secondary cache. The method and system comprises speculatively indicating a hit of the first instruction in a secondary cache and releasing the dependent instructions. The method and system includes determining if the first instruction is within the secondary cache. The method and system further includes providing data related to the first instruction from the secondary cache to the primary cache when the instruction is within the secondary cache. A method and system in accordance with the present invention causes instructions that create dependencies (such as a load instruction) to signal an issue queue (which is responsible for issuing instructions with resolved conflicts) in advance, that the instruction will complete in a predetermined number of cycles. In an embodiment, a core interface unit (CIU) will signal an execution unit such as the Load Store Unit (LSU) that it is assumed that the instruction will hit in the L2 cache. An issue queue uses the signal to issue dependent instructions at an optimal time. If the instruction misses in the L2 cache, the cache hierarchy causes the instructions to be abandoned and re-executed when the data is available.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6490653B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method and system for optimally issuing dependent instructions based on speculative L2 cache hit in a data processing system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T02%3A22%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RONCHETTI%20BRUCE%20JOSEPH&rft.date=2002-12-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6490653B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true