Semiconductor apparatus with improved thermal and mechanical characteristic under-fill layer and manufacturing method therefor

In a semiconductor apparatus comprising a semiconductor chip, a wiring substrate having the semiconductor chip mounted thereon, an under-fill resin sheet interposed between the semiconductor chip and the wiring substrate, and a resin sealing body for sealing the semiconductor chip, the under-fill re...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FUNAKURA HIROSHI, HOSOMI EIICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FUNAKURA HIROSHI
HOSOMI EIICHI
description In a semiconductor apparatus comprising a semiconductor chip, a wiring substrate having the semiconductor chip mounted thereon, an under-fill resin sheet interposed between the semiconductor chip and the wiring substrate, and a resin sealing body for sealing the semiconductor chip, the under-fill resin sheet and the wiring substrate, the under-fill resin sheet is greater than the semiconductor chip in size, and its end is exposed from at least one side face of the resin sealing body. Since an end of the under-fill resin sheet is exposed from at least one side face of the resin sealing body, then the water contained in the under-fill resin sheet escapes from an exposed end of the under-fill resin sheet to the outside of the resin sealing body, thus making it possible to improve re-flow resistance of the semiconductor apparatus.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6469373B2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6469373B2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6469373B23</originalsourceid><addsrcrecordid>eNqNjDsOwjAQRNNQIOAOe4E0BAXRgkD0gTpa2Wuykn9a2yAazo6lcACqeSO9mWXzGcixCl4XlYMAxoiCuSR4cZ6AXZTwJA15InFoAb0GR2pCz6rWCoIqk3DKrKB4TdIathYsvklmHX0xVSrC_lHHeQrzH5kg62Zh0Cba_HLVwOV8O11bimGkFFGRpzzeh37XH7p9d9x2fyhf5BlJuQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor apparatus with improved thermal and mechanical characteristic under-fill layer and manufacturing method therefor</title><source>esp@cenet</source><creator>FUNAKURA HIROSHI ; HOSOMI EIICHI</creator><creatorcontrib>FUNAKURA HIROSHI ; HOSOMI EIICHI</creatorcontrib><description>In a semiconductor apparatus comprising a semiconductor chip, a wiring substrate having the semiconductor chip mounted thereon, an under-fill resin sheet interposed between the semiconductor chip and the wiring substrate, and a resin sealing body for sealing the semiconductor chip, the under-fill resin sheet and the wiring substrate, the under-fill resin sheet is greater than the semiconductor chip in size, and its end is exposed from at least one side face of the resin sealing body. Since an end of the under-fill resin sheet is exposed from at least one side face of the resin sealing body, then the water contained in the under-fill resin sheet escapes from an exposed end of the under-fill resin sheet to the outside of the resin sealing body, thus making it possible to improve re-flow resistance of the semiconductor apparatus.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20021022&amp;DB=EPODOC&amp;CC=US&amp;NR=6469373B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20021022&amp;DB=EPODOC&amp;CC=US&amp;NR=6469373B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FUNAKURA HIROSHI</creatorcontrib><creatorcontrib>HOSOMI EIICHI</creatorcontrib><title>Semiconductor apparatus with improved thermal and mechanical characteristic under-fill layer and manufacturing method therefor</title><description>In a semiconductor apparatus comprising a semiconductor chip, a wiring substrate having the semiconductor chip mounted thereon, an under-fill resin sheet interposed between the semiconductor chip and the wiring substrate, and a resin sealing body for sealing the semiconductor chip, the under-fill resin sheet and the wiring substrate, the under-fill resin sheet is greater than the semiconductor chip in size, and its end is exposed from at least one side face of the resin sealing body. Since an end of the under-fill resin sheet is exposed from at least one side face of the resin sealing body, then the water contained in the under-fill resin sheet escapes from an exposed end of the under-fill resin sheet to the outside of the resin sealing body, thus making it possible to improve re-flow resistance of the semiconductor apparatus.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjDsOwjAQRNNQIOAOe4E0BAXRgkD0gTpa2Wuykn9a2yAazo6lcACqeSO9mWXzGcixCl4XlYMAxoiCuSR4cZ6AXZTwJA15InFoAb0GR2pCz6rWCoIqk3DKrKB4TdIathYsvklmHX0xVSrC_lHHeQrzH5kg62Zh0Cba_HLVwOV8O11bimGkFFGRpzzeh37XH7p9d9x2fyhf5BlJuQ</recordid><startdate>20021022</startdate><enddate>20021022</enddate><creator>FUNAKURA HIROSHI</creator><creator>HOSOMI EIICHI</creator><scope>EVB</scope></search><sort><creationdate>20021022</creationdate><title>Semiconductor apparatus with improved thermal and mechanical characteristic under-fill layer and manufacturing method therefor</title><author>FUNAKURA HIROSHI ; HOSOMI EIICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6469373B23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FUNAKURA HIROSHI</creatorcontrib><creatorcontrib>HOSOMI EIICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FUNAKURA HIROSHI</au><au>HOSOMI EIICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor apparatus with improved thermal and mechanical characteristic under-fill layer and manufacturing method therefor</title><date>2002-10-22</date><risdate>2002</risdate><abstract>In a semiconductor apparatus comprising a semiconductor chip, a wiring substrate having the semiconductor chip mounted thereon, an under-fill resin sheet interposed between the semiconductor chip and the wiring substrate, and a resin sealing body for sealing the semiconductor chip, the under-fill resin sheet and the wiring substrate, the under-fill resin sheet is greater than the semiconductor chip in size, and its end is exposed from at least one side face of the resin sealing body. Since an end of the under-fill resin sheet is exposed from at least one side face of the resin sealing body, then the water contained in the under-fill resin sheet escapes from an exposed end of the under-fill resin sheet to the outside of the resin sealing body, thus making it possible to improve re-flow resistance of the semiconductor apparatus.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6469373B2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Semiconductor apparatus with improved thermal and mechanical characteristic under-fill layer and manufacturing method therefor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T19%3A06%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FUNAKURA%20HIROSHI&rft.date=2002-10-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6469373B2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true