Method and system for analyzing wire-only changes to a microprocessor design using delta model

Method and system for analyzing wire-only changes to a microprocessor design using delta model

A method for analyzing a design or a model of a microprocessor chip model is provided. A base chip model is generated, and it is modified with wire-only changes to produce a modified chip model. The modified chip model is compared to the base chip model to discern the wire-only changes to form a del...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SPENCER ALEXANDER KOOS, WILLIAMSON BARRY DUANE
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SPENCER ALEXANDER KOOS
WILLIAMSON BARRY DUANE
description A method for analyzing a design or a model of a microprocessor chip model is provided. A base chip model is generated, and it is modified with wire-only changes to produce a modified chip model. The modified chip model is compared to the base chip model to discern the wire-only changes to form a delta chip model. A set of values for RC delays and net capacitance based on the delta chip model is produced, and the modified chip model is timed using the set of values for RC delays and net capacitance on the delta chip model and RC delays and net capacitance on the base chip model.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6405352B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6405352B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6405352B13</originalsourceid><addsrcrecordid>eNqNy0EKwjAQheFuXIh6h7lAQa31ABXFjSt1axmSaRpIMyETkXh6I3gAVz8PvjevHhdKI2tAr0GyJJpg4Fgmuvy23sDLRqrZuwxqRG9IIDEgTFZFDpEViRSvSazx8JTvRZNLRXDpspoN6IRWvy4qOB1vh3NNgXuSgIo8pf5-3e_WbdNuu03zB_kA0wg8bA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for analyzing wire-only changes to a microprocessor design using delta model</title><source>esp@cenet</source><creator>SPENCER ALEXANDER KOOS ; WILLIAMSON BARRY DUANE</creator><creatorcontrib>SPENCER ALEXANDER KOOS ; WILLIAMSON BARRY DUANE</creatorcontrib><description>A method for analyzing a design or a model of a microprocessor chip model is provided. A base chip model is generated, and it is modified with wire-only changes to produce a modified chip model. The modified chip model is compared to the base chip model to discern the wire-only changes to form a delta chip model. A set of values for RC delays and net capacitance based on the delta chip model is produced, and the modified chip model is timed using the set of values for RC delays and net capacitance on the delta chip model and RC delays and net capacitance on the base chip model.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020611&amp;DB=EPODOC&amp;CC=US&amp;NR=6405352B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020611&amp;DB=EPODOC&amp;CC=US&amp;NR=6405352B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SPENCER ALEXANDER KOOS</creatorcontrib><creatorcontrib>WILLIAMSON BARRY DUANE</creatorcontrib><title>Method and system for analyzing wire-only changes to a microprocessor design using delta model</title><description>A method for analyzing a design or a model of a microprocessor chip model is provided. A base chip model is generated, and it is modified with wire-only changes to produce a modified chip model. The modified chip model is compared to the base chip model to discern the wire-only changes to form a delta chip model. A set of values for RC delays and net capacitance based on the delta chip model is produced, and the modified chip model is timed using the set of values for RC delays and net capacitance on the delta chip model and RC delays and net capacitance on the base chip model.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNy0EKwjAQheFuXIh6h7lAQa31ABXFjSt1axmSaRpIMyETkXh6I3gAVz8PvjevHhdKI2tAr0GyJJpg4Fgmuvy23sDLRqrZuwxqRG9IIDEgTFZFDpEViRSvSazx8JTvRZNLRXDpspoN6IRWvy4qOB1vh3NNgXuSgIo8pf5-3e_WbdNuu03zB_kA0wg8bA</recordid><startdate>20020611</startdate><enddate>20020611</enddate><creator>SPENCER ALEXANDER KOOS</creator><creator>WILLIAMSON BARRY DUANE</creator><scope>EVB</scope></search><sort><creationdate>20020611</creationdate><title>Method and system for analyzing wire-only changes to a microprocessor design using delta model</title><author>SPENCER ALEXANDER KOOS ; WILLIAMSON BARRY DUANE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6405352B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SPENCER ALEXANDER KOOS</creatorcontrib><creatorcontrib>WILLIAMSON BARRY DUANE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SPENCER ALEXANDER KOOS</au><au>WILLIAMSON BARRY DUANE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for analyzing wire-only changes to a microprocessor design using delta model</title><date>2002-06-11</date><risdate>2002</risdate><abstract>A method for analyzing a design or a model of a microprocessor chip model is provided. A base chip model is generated, and it is modified with wire-only changes to produce a modified chip model. The modified chip model is compared to the base chip model to discern the wire-only changes to form a delta chip model. A set of values for RC delays and net capacitance based on the delta chip model is produced, and the modified chip model is timed using the set of values for RC delays and net capacitance on the delta chip model and RC delays and net capacitance on the base chip model.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6405352B1
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method and system for analyzing wire-only changes to a microprocessor design using delta model
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T08%3A18%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SPENCER%20ALEXANDER%20KOOS&rft.date=2002-06-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6405352B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true