Rapid execution of floating point load control word instructions
A microprocessor with a floating point unit configured to rapidly execute floating point load control word (FLDCW) type instructions in an out of program order context is disclosed. The floating point unit is configured to schedule instructions older than the FLDCW-type instruction before the FLDCW-...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | MEIER STEPHAN G MEYER DERRICK R TRULL JEFFREY E JUFFA NORBERT |
| description | A microprocessor with a floating point unit configured to rapidly execute floating point load control word (FLDCW) type instructions in an out of program order context is disclosed. The floating point unit is configured to schedule instructions older than the FLDCW-type instruction before the FLDCW-type instruction is scheduled. The FLDCW-type instruction acts as a barrier to prevent instructions occurring after the FLDCW-type instruction in program order from executing before the FLDCW-type instruction. Indicator bits may be used to simplify instruction scheduling, and copies of the floating point control word may be stored for instruction that have long execution cycles. A method and computer configured to rapidly execute FLDCW-type instructions in an out of program order context are also disclosed. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6405305B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6405305B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6405305B13</originalsourceid><addsrcrecordid>eNrjZHAISizITFFIrUhNLi3JzM9TyE9TSMvJTyzJzEtXKMjPzCtRAPJSFJLz80qK8nMUyvOLUhQy84pLikqTQeqLeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJfGiwmYmBqbGBqZOhMRFKAKAsMY4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Rapid execution of floating point load control word instructions</title><source>esp@cenet</source><creator>MEIER STEPHAN G ; MEYER DERRICK R ; TRULL JEFFREY E ; JUFFA NORBERT</creator><creatorcontrib>MEIER STEPHAN G ; MEYER DERRICK R ; TRULL JEFFREY E ; JUFFA NORBERT</creatorcontrib><description>A microprocessor with a floating point unit configured to rapidly execute floating point load control word (FLDCW) type instructions in an out of program order context is disclosed. The floating point unit is configured to schedule instructions older than the FLDCW-type instruction before the FLDCW-type instruction is scheduled. The FLDCW-type instruction acts as a barrier to prevent instructions occurring after the FLDCW-type instruction in program order from executing before the FLDCW-type instruction. Indicator bits may be used to simplify instruction scheduling, and copies of the floating point control word may be stored for instruction that have long execution cycles. A method and computer configured to rapidly execute FLDCW-type instructions in an out of program order context are also disclosed.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020611&DB=EPODOC&CC=US&NR=6405305B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020611&DB=EPODOC&CC=US&NR=6405305B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MEIER STEPHAN G</creatorcontrib><creatorcontrib>MEYER DERRICK R</creatorcontrib><creatorcontrib>TRULL JEFFREY E</creatorcontrib><creatorcontrib>JUFFA NORBERT</creatorcontrib><title>Rapid execution of floating point load control word instructions</title><description>A microprocessor with a floating point unit configured to rapidly execute floating point load control word (FLDCW) type instructions in an out of program order context is disclosed. The floating point unit is configured to schedule instructions older than the FLDCW-type instruction before the FLDCW-type instruction is scheduled. The FLDCW-type instruction acts as a barrier to prevent instructions occurring after the FLDCW-type instruction in program order from executing before the FLDCW-type instruction. Indicator bits may be used to simplify instruction scheduling, and copies of the floating point control word may be stored for instruction that have long execution cycles. A method and computer configured to rapidly execute FLDCW-type instructions in an out of program order context are also disclosed.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAISizITFFIrUhNLi3JzM9TyE9TSMvJTyzJzEtXKMjPzCtRAPJSFJLz80qK8nMUyvOLUhQy84pLikqTQeqLeRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJfGiwmYmBqbGBqZOhMRFKAKAsMY4</recordid><startdate>20020611</startdate><enddate>20020611</enddate><creator>MEIER STEPHAN G</creator><creator>MEYER DERRICK R</creator><creator>TRULL JEFFREY E</creator><creator>JUFFA NORBERT</creator><scope>EVB</scope></search><sort><creationdate>20020611</creationdate><title>Rapid execution of floating point load control word instructions</title><author>MEIER STEPHAN G ; MEYER DERRICK R ; TRULL JEFFREY E ; JUFFA NORBERT</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6405305B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MEIER STEPHAN G</creatorcontrib><creatorcontrib>MEYER DERRICK R</creatorcontrib><creatorcontrib>TRULL JEFFREY E</creatorcontrib><creatorcontrib>JUFFA NORBERT</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MEIER STEPHAN G</au><au>MEYER DERRICK R</au><au>TRULL JEFFREY E</au><au>JUFFA NORBERT</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Rapid execution of floating point load control word instructions</title><date>2002-06-11</date><risdate>2002</risdate><abstract>A microprocessor with a floating point unit configured to rapidly execute floating point load control word (FLDCW) type instructions in an out of program order context is disclosed. The floating point unit is configured to schedule instructions older than the FLDCW-type instruction before the FLDCW-type instruction is scheduled. The FLDCW-type instruction acts as a barrier to prevent instructions occurring after the FLDCW-type instruction in program order from executing before the FLDCW-type instruction. Indicator bits may be used to simplify instruction scheduling, and copies of the floating point control word may be stored for instruction that have long execution cycles. A method and computer configured to rapidly execute FLDCW-type instructions in an out of program order context are also disclosed.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US6405305B1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Rapid execution of floating point load control word instructions |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T02%3A52%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MEIER%20STEPHAN%20G&rft.date=2002-06-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6405305B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |