Electroplating multi-trace circuit board substrates using single tie bar

A method of electroplating circuit board substrate having a high density, multi-trace circuit pattern formed on at least one major surface of an insulative substrate, without requiring formation and at least partial removal of a large plurality of electrically conductive tie bars contacting each of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FONTECHA EDWIN R, VIVARES VALERIE
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FONTECHA EDWIN R
VIVARES VALERIE
description A method of electroplating circuit board substrate having a high density, multi-trace circuit pattern formed on at least one major surface of an insulative substrate, without requiring formation and at least partial removal of a large plurality of electrically conductive tie bars contacting each of the circuit traces for supplying electroplating potential/current, comprises providing the at least one major surface with a single tie bar having at least a pair of laterally extending arms in simultaneous electrical contact with an end of each trace. Portions of the tie bar extension arms are selectively removed after completion of electroplating, e.g., by laser drilling or plasma etching, to electrically separate each of the circuit traces from the tie bar. According to an embodiment of the invention, electroplating is simultaneously performed on a dual-sided substrate including electrically interconnected circuit patterns formed on opposite sides thereof. The invention enjoys particular utility in the fabrication of ball grid array (BGA) semiconductor device packages.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6348142B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6348142B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6348142B13</originalsourceid><addsrcrecordid>eNrjZPBwzUlNLinKL8hJLMnMS1fILc0pydQtKUpMTlVIzixKLs0sUUjKTyxKUSguTSoGipekFiuUFoOUgoicVIWSzFSFpMQiHgbWtMSc4lReKM3NoODmGuLsoZtakB-fWlwANDAvtSQ-NNjM2MTC0MTIydCYCCUAirg0hQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Electroplating multi-trace circuit board substrates using single tie bar</title><source>esp@cenet</source><creator>FONTECHA EDWIN R ; VIVARES VALERIE</creator><creatorcontrib>FONTECHA EDWIN R ; VIVARES VALERIE</creatorcontrib><description>A method of electroplating circuit board substrate having a high density, multi-trace circuit pattern formed on at least one major surface of an insulative substrate, without requiring formation and at least partial removal of a large plurality of electrically conductive tie bars contacting each of the circuit traces for supplying electroplating potential/current, comprises providing the at least one major surface with a single tie bar having at least a pair of laterally extending arms in simultaneous electrical contact with an end of each trace. Portions of the tie bar extension arms are selectively removed after completion of electroplating, e.g., by laser drilling or plasma etching, to electrically separate each of the circuit traces from the tie bar. According to an embodiment of the invention, electroplating is simultaneously performed on a dual-sided substrate including electrically interconnected circuit patterns formed on opposite sides thereof. The invention enjoys particular utility in the fabrication of ball grid array (BGA) semiconductor device packages.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020219&amp;DB=EPODOC&amp;CC=US&amp;NR=6348142B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020219&amp;DB=EPODOC&amp;CC=US&amp;NR=6348142B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FONTECHA EDWIN R</creatorcontrib><creatorcontrib>VIVARES VALERIE</creatorcontrib><title>Electroplating multi-trace circuit board substrates using single tie bar</title><description>A method of electroplating circuit board substrate having a high density, multi-trace circuit pattern formed on at least one major surface of an insulative substrate, without requiring formation and at least partial removal of a large plurality of electrically conductive tie bars contacting each of the circuit traces for supplying electroplating potential/current, comprises providing the at least one major surface with a single tie bar having at least a pair of laterally extending arms in simultaneous electrical contact with an end of each trace. Portions of the tie bar extension arms are selectively removed after completion of electroplating, e.g., by laser drilling or plasma etching, to electrically separate each of the circuit traces from the tie bar. According to an embodiment of the invention, electroplating is simultaneously performed on a dual-sided substrate including electrically interconnected circuit patterns formed on opposite sides thereof. The invention enjoys particular utility in the fabrication of ball grid array (BGA) semiconductor device packages.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPBwzUlNLinKL8hJLMnMS1fILc0pydQtKUpMTlVIzixKLs0sUUjKTyxKUSguTSoGipekFiuUFoOUgoicVIWSzFSFpMQiHgbWtMSc4lReKM3NoODmGuLsoZtakB-fWlwANDAvtSQ-NNjM2MTC0MTIydCYCCUAirg0hQ</recordid><startdate>20020219</startdate><enddate>20020219</enddate><creator>FONTECHA EDWIN R</creator><creator>VIVARES VALERIE</creator><scope>EVB</scope></search><sort><creationdate>20020219</creationdate><title>Electroplating multi-trace circuit board substrates using single tie bar</title><author>FONTECHA EDWIN R ; VIVARES VALERIE</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6348142B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FONTECHA EDWIN R</creatorcontrib><creatorcontrib>VIVARES VALERIE</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FONTECHA EDWIN R</au><au>VIVARES VALERIE</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Electroplating multi-trace circuit board substrates using single tie bar</title><date>2002-02-19</date><risdate>2002</risdate><abstract>A method of electroplating circuit board substrate having a high density, multi-trace circuit pattern formed on at least one major surface of an insulative substrate, without requiring formation and at least partial removal of a large plurality of electrically conductive tie bars contacting each of the circuit traces for supplying electroplating potential/current, comprises providing the at least one major surface with a single tie bar having at least a pair of laterally extending arms in simultaneous electrical contact with an end of each trace. Portions of the tie bar extension arms are selectively removed after completion of electroplating, e.g., by laser drilling or plasma etching, to electrically separate each of the circuit traces from the tie bar. According to an embodiment of the invention, electroplating is simultaneously performed on a dual-sided substrate including electrically interconnected circuit patterns formed on opposite sides thereof. The invention enjoys particular utility in the fabrication of ball grid array (BGA) semiconductor device packages.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6348142B1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
title Electroplating multi-trace circuit board substrates using single tie bar
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T04%3A40%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FONTECHA%20EDWIN%20R&rft.date=2002-02-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6348142B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true