Method and apparatus for performing lane arithmetic to perform network processing

Method and apparatus for performing lane arithmetic to perform network processing

A method and apparatus for processing network packets is disclosed. A Single Instruction Multiple Data (SIMD) architecture processor is disclosed. The SIMD processor includes several instructions designed specifically for the task of network packet processing. For example, SIMD add instructions for...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HARRIMAN, EDWARD S, LADWIG, GEOFF
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HARRIMAN
EDWARD S
LADWIG
GEOFF
description A method and apparatus for processing network packets is disclosed. A Single Instruction Multiple Data (SIMD) architecture processor is disclosed. The SIMD processor includes several instructions designed specifically for the task of network packet processing. For example, SIMD add instructions for performing one's complement additions are included to quickly calculate Internet checksums. Furthermore, the SIMD processor includes several instructions for performing lane arithmetic.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6047304A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6047304A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6047304A3</originalsourceid><addsrcrecordid>eNrjZAj0TS3JyE9RSMwD4oKCxKLEktJihbT8IoWC1CIglZuZl66Qk5iXqpBYlFmSkZtakpmsUJIPk1XISy0pzy_KVigoyk9OLS4GquZhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqUBN8aHBZgYm5sYGJo7GhFUAAEBxN6Y</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for performing lane arithmetic to perform network processing</title><source>esp@cenet</source><creator>HARRIMAN; EDWARD S ; LADWIG; GEOFF</creator><creatorcontrib>HARRIMAN; EDWARD S ; LADWIG; GEOFF</creatorcontrib><description>A method and apparatus for processing network packets is disclosed. A Single Instruction Multiple Data (SIMD) architecture processor is disclosed. The SIMD processor includes several instructions designed specifically for the task of network packet processing. For example, SIMD add instructions for performing one's complement additions are included to quickly calculate Internet checksums. Furthermore, the SIMD processor includes several instructions for performing lane arithmetic.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000404&amp;DB=EPODOC&amp;CC=US&amp;NR=6047304A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000404&amp;DB=EPODOC&amp;CC=US&amp;NR=6047304A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HARRIMAN; EDWARD S</creatorcontrib><creatorcontrib>LADWIG; GEOFF</creatorcontrib><title>Method and apparatus for performing lane arithmetic to perform network processing</title><description>A method and apparatus for processing network packets is disclosed. A Single Instruction Multiple Data (SIMD) architecture processor is disclosed. The SIMD processor includes several instructions designed specifically for the task of network packet processing. For example, SIMD add instructions for performing one's complement additions are included to quickly calculate Internet checksums. Furthermore, the SIMD processor includes several instructions for performing lane arithmetic.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAj0TS3JyE9RSMwD4oKCxKLEktJihbT8IoWC1CIglZuZl66Qk5iXqpBYlFmSkZtakpmsUJIPk1XISy0pzy_KVigoyk9OLS4GquZhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqUBN8aHBZgYm5sYGJo7GhFUAAEBxN6Y</recordid><startdate>20000404</startdate><enddate>20000404</enddate><creator>HARRIMAN; EDWARD S</creator><creator>LADWIG; GEOFF</creator><scope>EVB</scope></search><sort><creationdate>20000404</creationdate><title>Method and apparatus for performing lane arithmetic to perform network processing</title><author>HARRIMAN; EDWARD S ; LADWIG; GEOFF</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6047304A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HARRIMAN; EDWARD S</creatorcontrib><creatorcontrib>LADWIG; GEOFF</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HARRIMAN; EDWARD S</au><au>LADWIG; GEOFF</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for performing lane arithmetic to perform network processing</title><date>2000-04-04</date><risdate>2000</risdate><abstract>A method and apparatus for processing network packets is disclosed. A Single Instruction Multiple Data (SIMD) architecture processor is disclosed. The SIMD processor includes several instructions designed specifically for the task of network packet processing. For example, SIMD add instructions for performing one's complement additions are included to quickly calculate Internet checksums. Furthermore, the SIMD processor includes several instructions for performing lane arithmetic.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6047304A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method and apparatus for performing lane arithmetic to perform network processing
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-28T10%3A16%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HARRIMAN;%20EDWARD%20S&rft.date=2000-04-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6047304A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true