Method of determining delay in logic cell models

A logic-cell model accounts for nonlinear effects in determining propagation delay, thereby providing improved accuracy as compared to existing models, particularly when rise/fall times exceed several nanoseconds. Given a logic cell of the type wherein delay is a function of rise/fall time (TRL) and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: JAYASUMANA, ANURA P, JETTON, MARK W
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator JAYASUMANA
ANURA P
JETTON
MARK W
description A logic-cell model accounts for nonlinear effects in determining propagation delay, thereby providing improved accuracy as compared to existing models, particularly when rise/fall times exceed several nanoseconds. Given a logic cell of the type wherein delay is a function of rise/fall time (TRL) and load capacitance (CL), the method involves choosing a plurality of discrete simulation points associated with the delay, each point also being a function of TRF and CL, after which the delay is determined in accordance with the chosen simulation points. One or more of the simulation points are preferably chosen in conjunction with both the linear and nonlinear regions of the TRL/CL space to ensure accuracy for a wide range of TRL and/or CL values. In the event of an identifiable or discontinuous transition between the linear and nonlinear regions, a discrete simulation point is also chosen with respect to the transition area. Based upon the simulation points, the invention is used to determine a plurality of constants which are then, in turn, used to solving for propagation delay on a more accurate basis. In this respect, the propagation delay, TD, may be determined in accordance with the relationTD=A+B*CL+C*TRF+E(TRF,CL),where A, B, C and E are constants from the simulation points, and with E(TRF,CL) representing a correction factor associated with the nonlinear effects.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6028995A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6028995A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6028995A3</originalsourceid><addsrcrecordid>eNrjZDDwTS3JyE9RyE9TSEktSS3KzczLzEsHsnMSKxUy8xRy8tMzkxWSU3NyFHLzgaLFPAysaYk5xam8UJqbQd7NNcTZQze1ID8-tbggMTk1L7UkPjTYzMDIwtLS1NGYsAoAkyoqUw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of determining delay in logic cell models</title><source>esp@cenet</source><creator>JAYASUMANA; ANURA P ; JETTON; MARK W</creator><creatorcontrib>JAYASUMANA; ANURA P ; JETTON; MARK W</creatorcontrib><description>A logic-cell model accounts for nonlinear effects in determining propagation delay, thereby providing improved accuracy as compared to existing models, particularly when rise/fall times exceed several nanoseconds. Given a logic cell of the type wherein delay is a function of rise/fall time (TRL) and load capacitance (CL), the method involves choosing a plurality of discrete simulation points associated with the delay, each point also being a function of TRF and CL, after which the delay is determined in accordance with the chosen simulation points. One or more of the simulation points are preferably chosen in conjunction with both the linear and nonlinear regions of the TRL/CL space to ensure accuracy for a wide range of TRL and/or CL values. In the event of an identifiable or discontinuous transition between the linear and nonlinear regions, a discrete simulation point is also chosen with respect to the transition area. Based upon the simulation points, the invention is used to determine a plurality of constants which are then, in turn, used to solving for propagation delay on a more accurate basis. In this respect, the propagation delay, TD, may be determined in accordance with the relationTD=A+B*CL+C*TRF+E(TRF,CL),where A, B, C and E are constants from the simulation points, and with E(TRF,CL) representing a correction factor associated with the nonlinear effects.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000222&amp;DB=EPODOC&amp;CC=US&amp;NR=6028995A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000222&amp;DB=EPODOC&amp;CC=US&amp;NR=6028995A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>JAYASUMANA; ANURA P</creatorcontrib><creatorcontrib>JETTON; MARK W</creatorcontrib><title>Method of determining delay in logic cell models</title><description>A logic-cell model accounts for nonlinear effects in determining propagation delay, thereby providing improved accuracy as compared to existing models, particularly when rise/fall times exceed several nanoseconds. Given a logic cell of the type wherein delay is a function of rise/fall time (TRL) and load capacitance (CL), the method involves choosing a plurality of discrete simulation points associated with the delay, each point also being a function of TRF and CL, after which the delay is determined in accordance with the chosen simulation points. One or more of the simulation points are preferably chosen in conjunction with both the linear and nonlinear regions of the TRL/CL space to ensure accuracy for a wide range of TRL and/or CL values. In the event of an identifiable or discontinuous transition between the linear and nonlinear regions, a discrete simulation point is also chosen with respect to the transition area. Based upon the simulation points, the invention is used to determine a plurality of constants which are then, in turn, used to solving for propagation delay on a more accurate basis. In this respect, the propagation delay, TD, may be determined in accordance with the relationTD=A+B*CL+C*TRF+E(TRF,CL),where A, B, C and E are constants from the simulation points, and with E(TRF,CL) representing a correction factor associated with the nonlinear effects.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDwTS3JyE9RyE9TSEktSS3KzczLzEsHsnMSKxUy8xRy8tMzkxWSU3NyFHLzgaLFPAysaYk5xam8UJqbQd7NNcTZQze1ID8-tbggMTk1L7UkPjTYzMDIwtLS1NGYsAoAkyoqUw</recordid><startdate>20000222</startdate><enddate>20000222</enddate><creator>JAYASUMANA; ANURA P</creator><creator>JETTON; MARK W</creator><scope>EVB</scope></search><sort><creationdate>20000222</creationdate><title>Method of determining delay in logic cell models</title><author>JAYASUMANA; ANURA P ; JETTON; MARK W</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6028995A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>JAYASUMANA; ANURA P</creatorcontrib><creatorcontrib>JETTON; MARK W</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>JAYASUMANA; ANURA P</au><au>JETTON; MARK W</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of determining delay in logic cell models</title><date>2000-02-22</date><risdate>2000</risdate><abstract>A logic-cell model accounts for nonlinear effects in determining propagation delay, thereby providing improved accuracy as compared to existing models, particularly when rise/fall times exceed several nanoseconds. Given a logic cell of the type wherein delay is a function of rise/fall time (TRL) and load capacitance (CL), the method involves choosing a plurality of discrete simulation points associated with the delay, each point also being a function of TRF and CL, after which the delay is determined in accordance with the chosen simulation points. One or more of the simulation points are preferably chosen in conjunction with both the linear and nonlinear regions of the TRL/CL space to ensure accuracy for a wide range of TRL and/or CL values. In the event of an identifiable or discontinuous transition between the linear and nonlinear regions, a discrete simulation point is also chosen with respect to the transition area. Based upon the simulation points, the invention is used to determine a plurality of constants which are then, in turn, used to solving for propagation delay on a more accurate basis. In this respect, the propagation delay, TD, may be determined in accordance with the relationTD=A+B*CL+C*TRF+E(TRF,CL),where A, B, C and E are constants from the simulation points, and with E(TRF,CL) representing a correction factor associated with the nonlinear effects.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6028995A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method of determining delay in logic cell models
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T14%3A26%3A52IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=JAYASUMANA;%20ANURA%20P&rft.date=2000-02-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6028995A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true