Methods of simulating an electronic circuit design

A simulation input and a model file are generated. The simulation input file is processed to generate object code, entries, line counts, and comment lines. A simulation program is run that uses the object code, entries, line counts, and input comment lines. A machine captures and links output commen...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WINTER, MARLAN L, LINDQUIST, STEVEN P, TUMIN, KENNETH P
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator WINTER
MARLAN L
LINDQUIST
STEVEN P
TUMIN
KENNETH P
description A simulation input and a model file are generated. The simulation input file is processed to generate object code, entries, line counts, and comment lines. A simulation program is run that uses the object code, entries, line counts, and input comment lines. A machine captures and links output comment lines with their associated test vectors by using the entries and line counts to form a simulation results file. After the simulation, the simulation results file can be reviewed. After simulation, masks (30, 40, 50, 60, 70) are generated that are used to form integrated circuits (20). The present invention can also be used for testing integrated circuits. The test methods use a test input file generated from the simulation results file.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6021271A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6021271A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6021271A3</originalsourceid><addsrcrecordid>eNrjZDDyTS3JyE8pVshPUyjOzC3NSSzJzEtXSMxTSM1JTS4pys_LTFZIzixKLs0sUUhJLc5Mz-NhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfGhwWYGRoZG5oaOxoRVAAArkCtz</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods of simulating an electronic circuit design</title><source>esp@cenet</source><creator>WINTER; MARLAN L ; LINDQUIST; STEVEN P ; TUMIN; KENNETH P</creator><creatorcontrib>WINTER; MARLAN L ; LINDQUIST; STEVEN P ; TUMIN; KENNETH P</creatorcontrib><description>A simulation input and a model file are generated. The simulation input file is processed to generate object code, entries, line counts, and comment lines. A simulation program is run that uses the object code, entries, line counts, and input comment lines. A machine captures and links output comment lines with their associated test vectors by using the entries and line counts to form a simulation results file. After the simulation, the simulation results file can be reviewed. After simulation, masks (30, 40, 50, 60, 70) are generated that are used to form integrated circuits (20). The present invention can also be used for testing integrated circuits. The test methods use a test input file generated from the simulation results file.</description><edition>7</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000201&amp;DB=EPODOC&amp;CC=US&amp;NR=6021271A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000201&amp;DB=EPODOC&amp;CC=US&amp;NR=6021271A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WINTER; MARLAN L</creatorcontrib><creatorcontrib>LINDQUIST; STEVEN P</creatorcontrib><creatorcontrib>TUMIN; KENNETH P</creatorcontrib><title>Methods of simulating an electronic circuit design</title><description>A simulation input and a model file are generated. The simulation input file is processed to generate object code, entries, line counts, and comment lines. A simulation program is run that uses the object code, entries, line counts, and input comment lines. A machine captures and links output comment lines with their associated test vectors by using the entries and line counts to form a simulation results file. After the simulation, the simulation results file can be reviewed. After simulation, masks (30, 40, 50, 60, 70) are generated that are used to form integrated circuits (20). The present invention can also be used for testing integrated circuits. The test methods use a test input file generated from the simulation results file.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDDyTS3JyE8pVshPUyjOzC3NSSzJzEtXSMxTSM1JTS4pys_LTFZIzixKLs0sUUhJLc5Mz-NhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfGhwWYGRoZG5oaOxoRVAAArkCtz</recordid><startdate>20000201</startdate><enddate>20000201</enddate><creator>WINTER; MARLAN L</creator><creator>LINDQUIST; STEVEN P</creator><creator>TUMIN; KENNETH P</creator><scope>EVB</scope></search><sort><creationdate>20000201</creationdate><title>Methods of simulating an electronic circuit design</title><author>WINTER; MARLAN L ; LINDQUIST; STEVEN P ; TUMIN; KENNETH P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6021271A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WINTER; MARLAN L</creatorcontrib><creatorcontrib>LINDQUIST; STEVEN P</creatorcontrib><creatorcontrib>TUMIN; KENNETH P</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WINTER; MARLAN L</au><au>LINDQUIST; STEVEN P</au><au>TUMIN; KENNETH P</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods of simulating an electronic circuit design</title><date>2000-02-01</date><risdate>2000</risdate><abstract>A simulation input and a model file are generated. The simulation input file is processed to generate object code, entries, line counts, and comment lines. A simulation program is run that uses the object code, entries, line counts, and input comment lines. A machine captures and links output comment lines with their associated test vectors by using the entries and line counts to form a simulation results file. After the simulation, the simulation results file can be reviewed. After simulation, masks (30, 40, 50, 60, 70) are generated that are used to form integrated circuits (20). The present invention can also be used for testing integrated circuits. The test methods use a test input file generated from the simulation results file.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6021271A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Methods of simulating an electronic circuit design
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T23%3A29%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WINTER;%20MARLAN%20L&rft.date=2000-02-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6021271A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true