Method for using a hardmask to form an opening in a semiconductor substrate

The present invention provides a method of forming a opening in a semiconductor dielectric layer. In an advantageous embodiment, the method comprises the steps of forming a hardmask layer on the dielectric layer wherein the hardmask layer has an etch rate less than an etch rate of the dielectric lay...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MAURY, ALVARO, YANG, TUNGSHENG, KOOK, TAEHO, STEINER, KURT G
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MAURY
ALVARO
YANG
TUNGSHENG
KOOK
TAEHO
STEINER
KURT G
description The present invention provides a method of forming a opening in a semiconductor dielectric layer. In an advantageous embodiment, the method comprises the steps of forming a hardmask layer on the dielectric layer wherein the hardmask layer has an etch rate less than an etch rate of the dielectric layer, forming a guide opening through the hardmask layer, forming a spacer within the guide opening that reduces a diameter of the guide opening and forming the opening in the dielectric layer through the guide opening. The method may further include the steps of depositing a conductive material in the opening and guide opening and over at least a portion of the hardmask layer that extends beyond the guide opening, and removing the hardmask layer and the conductive material layer that extend beyond the guide opening. In certain embodiments, the contact opening may be formed to a width equal to or less than 0.25 mu m.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US6008123A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US6008123A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US6008123A3</originalsourceid><addsrcrecordid>eNrjZPD2TS3JyE9RSMsvUigtzsxLV0hUyEgsSslNLM5WKMkHiecqJOYp5Bek5oFkM_OACopTczOT8_NSSpNLgNqKS5OKS4oSS1J5GFjTEnOKU3mhNDeDvJtriLOHbmpBfnxqcUFicmpeakl8aLCZgYGFoZGxozFhFQBT1TRo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for using a hardmask to form an opening in a semiconductor substrate</title><source>esp@cenet</source><creator>MAURY; ALVARO ; YANG; TUNGSHENG ; KOOK; TAEHO ; STEINER; KURT G</creator><creatorcontrib>MAURY; ALVARO ; YANG; TUNGSHENG ; KOOK; TAEHO ; STEINER; KURT G</creatorcontrib><description>The present invention provides a method of forming a opening in a semiconductor dielectric layer. In an advantageous embodiment, the method comprises the steps of forming a hardmask layer on the dielectric layer wherein the hardmask layer has an etch rate less than an etch rate of the dielectric layer, forming a guide opening through the hardmask layer, forming a spacer within the guide opening that reduces a diameter of the guide opening and forming the opening in the dielectric layer through the guide opening. The method may further include the steps of depositing a conductive material in the opening and guide opening and over at least a portion of the hardmask layer that extends beyond the guide opening, and removing the hardmask layer and the conductive material layer that extend beyond the guide opening. In certain embodiments, the contact opening may be formed to a width equal to or less than 0.25 mu m.</description><edition>6</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19991228&amp;DB=EPODOC&amp;CC=US&amp;NR=6008123A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19991228&amp;DB=EPODOC&amp;CC=US&amp;NR=6008123A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MAURY; ALVARO</creatorcontrib><creatorcontrib>YANG; TUNGSHENG</creatorcontrib><creatorcontrib>KOOK; TAEHO</creatorcontrib><creatorcontrib>STEINER; KURT G</creatorcontrib><title>Method for using a hardmask to form an opening in a semiconductor substrate</title><description>The present invention provides a method of forming a opening in a semiconductor dielectric layer. In an advantageous embodiment, the method comprises the steps of forming a hardmask layer on the dielectric layer wherein the hardmask layer has an etch rate less than an etch rate of the dielectric layer, forming a guide opening through the hardmask layer, forming a spacer within the guide opening that reduces a diameter of the guide opening and forming the opening in the dielectric layer through the guide opening. The method may further include the steps of depositing a conductive material in the opening and guide opening and over at least a portion of the hardmask layer that extends beyond the guide opening, and removing the hardmask layer and the conductive material layer that extend beyond the guide opening. In certain embodiments, the contact opening may be formed to a width equal to or less than 0.25 mu m.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPD2TS3JyE9RSMsvUigtzsxLV0hUyEgsSslNLM5WKMkHiecqJOYp5Bek5oFkM_OACopTczOT8_NSSpNLgNqKS5OKS4oSS1J5GFjTEnOKU3mhNDeDvJtriLOHbmpBfnxqcUFicmpeakl8aLCZgYGFoZGxozFhFQBT1TRo</recordid><startdate>19991228</startdate><enddate>19991228</enddate><creator>MAURY; ALVARO</creator><creator>YANG; TUNGSHENG</creator><creator>KOOK; TAEHO</creator><creator>STEINER; KURT G</creator><scope>EVB</scope></search><sort><creationdate>19991228</creationdate><title>Method for using a hardmask to form an opening in a semiconductor substrate</title><author>MAURY; ALVARO ; YANG; TUNGSHENG ; KOOK; TAEHO ; STEINER; KURT G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US6008123A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1999</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MAURY; ALVARO</creatorcontrib><creatorcontrib>YANG; TUNGSHENG</creatorcontrib><creatorcontrib>KOOK; TAEHO</creatorcontrib><creatorcontrib>STEINER; KURT G</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MAURY; ALVARO</au><au>YANG; TUNGSHENG</au><au>KOOK; TAEHO</au><au>STEINER; KURT G</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for using a hardmask to form an opening in a semiconductor substrate</title><date>1999-12-28</date><risdate>1999</risdate><abstract>The present invention provides a method of forming a opening in a semiconductor dielectric layer. In an advantageous embodiment, the method comprises the steps of forming a hardmask layer on the dielectric layer wherein the hardmask layer has an etch rate less than an etch rate of the dielectric layer, forming a guide opening through the hardmask layer, forming a spacer within the guide opening that reduces a diameter of the guide opening and forming the opening in the dielectric layer through the guide opening. The method may further include the steps of depositing a conductive material in the opening and guide opening and over at least a portion of the hardmask layer that extends beyond the guide opening, and removing the hardmask layer and the conductive material layer that extend beyond the guide opening. In certain embodiments, the contact opening may be formed to a width equal to or less than 0.25 mu m.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US6008123A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method for using a hardmask to form an opening in a semiconductor substrate
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T14%3A28%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MAURY;%20ALVARO&rft.date=1999-12-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS6008123A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true