Semiconductor memory having redundancy circuit

A semiconductor memory having a redundancy circuit includes a judgment device for receiving outputs of first ROMs for storing a defective address therein and judging whether or not a defective memory cell and a spare memory cell to replace the defective memory cell belong to the same memory cell, an...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	HORIGUCHI, MASASHI, MATSUNO, YOICHI, MUSHYA, TATHUNORI, KASAMA, YASUHIRO, KAWASE, YASUSHI, MIYATAKE, SHINICHI, NAKAGOME, YOSHINOBU
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	HORIGUCHI MASASHI MATSUNO YOICHI MUSHYA TATHUNORI KASAMA YASUHIRO KAWASE YASUSHI MIYATAKE SHINICHI NAKAGOME YOSHINOBU
description	A semiconductor memory having a redundancy circuit includes a judgment device for receiving outputs of first ROMs for storing a defective address therein and judging whether or not a defective memory cell and a spare memory cell to replace the defective memory cell belong to the same memory cell, and also includes a timing adjustment circuit for changing the timing of control signals applied to memory mat control circuits according to an output of the judgment device. When the defective and spare memory cells belong to the same memory mat, the timing of the control signals is made fast.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5983358A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5983358A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5983358A3</originalsourceid><addsrcrecordid>eNrjZNALTs3NTM7PSylNLskvUshNzc0vqlTISCzLzEtXKEpNKc1LScxLrlRIzixKLs0s4WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBppYWxsamFo7GhFUAAKNMKqY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor memory having redundancy circuit</title><source>esp@cenet</source><creator>HORIGUCHI; MASASHI ; MATSUNO; YOICHI ; MUSHYA; TATHUNORI ; KASAMA; YASUHIRO ; KAWASE; YASUSHI ; MIYATAKE; SHINICHI ; NAKAGOME; YOSHINOBU</creator><creatorcontrib>HORIGUCHI; MASASHI ; MATSUNO; YOICHI ; MUSHYA; TATHUNORI ; KASAMA; YASUHIRO ; KAWASE; YASUSHI ; MIYATAKE; SHINICHI ; NAKAGOME; YOSHINOBU</creatorcontrib><description>A semiconductor memory having a redundancy circuit includes a judgment device for receiving outputs of first ROMs for storing a defective address therein and judging whether or not a defective memory cell and a spare memory cell to replace the defective memory cell belong to the same memory cell, and also includes a timing adjustment circuit for changing the timing of control signals applied to memory mat control circuits according to an output of the judgment device. When the defective and spare memory cells belong to the same memory mat, the timing of the control signals is made fast.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19991109&DB=EPODOC&CC=US&NR=5983358A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19991109&DB=EPODOC&CC=US&NR=5983358A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HORIGUCHI; MASASHI</creatorcontrib><creatorcontrib>MATSUNO; YOICHI</creatorcontrib><creatorcontrib>MUSHYA; TATHUNORI</creatorcontrib><creatorcontrib>KASAMA; YASUHIRO</creatorcontrib><creatorcontrib>KAWASE; YASUSHI</creatorcontrib><creatorcontrib>MIYATAKE; SHINICHI</creatorcontrib><creatorcontrib>NAKAGOME; YOSHINOBU</creatorcontrib><title>Semiconductor memory having redundancy circuit</title><description>A semiconductor memory having a redundancy circuit includes a judgment device for receiving outputs of first ROMs for storing a defective address therein and judging whether or not a defective memory cell and a spare memory cell to replace the defective memory cell belong to the same memory cell, and also includes a timing adjustment circuit for changing the timing of control signals applied to memory mat control circuits according to an output of the judgment device. When the defective and spare memory cells belong to the same memory mat, the timing of the control signals is made fast.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNALTs3NTM7PSylNLskvUshNzc0vqlTISCzLzEtXKEpNKc1LScxLrlRIzixKLs0s4WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBppYWxsamFo7GhFUAAKNMKqY</recordid><startdate>19991109</startdate><enddate>19991109</enddate><creator>HORIGUCHI; MASASHI</creator><creator>MATSUNO; YOICHI</creator><creator>MUSHYA; TATHUNORI</creator><creator>KASAMA; YASUHIRO</creator><creator>KAWASE; YASUSHI</creator><creator>MIYATAKE; SHINICHI</creator><creator>NAKAGOME; YOSHINOBU</creator><scope>EVB</scope></search><sort><creationdate>19991109</creationdate><title>Semiconductor memory having redundancy circuit</title><author>HORIGUCHI; MASASHI ; MATSUNO; YOICHI ; MUSHYA; TATHUNORI ; KASAMA; YASUHIRO ; KAWASE; YASUSHI ; MIYATAKE; SHINICHI ; NAKAGOME; YOSHINOBU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5983358A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1999</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>HORIGUCHI; MASASHI</creatorcontrib><creatorcontrib>MATSUNO; YOICHI</creatorcontrib><creatorcontrib>MUSHYA; TATHUNORI</creatorcontrib><creatorcontrib>KASAMA; YASUHIRO</creatorcontrib><creatorcontrib>KAWASE; YASUSHI</creatorcontrib><creatorcontrib>MIYATAKE; SHINICHI</creatorcontrib><creatorcontrib>NAKAGOME; YOSHINOBU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HORIGUCHI; MASASHI</au><au>MATSUNO; YOICHI</au><au>MUSHYA; TATHUNORI</au><au>KASAMA; YASUHIRO</au><au>KAWASE; YASUSHI</au><au>MIYATAKE; SHINICHI</au><au>NAKAGOME; YOSHINOBU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor memory having redundancy circuit</title><date>1999-11-09</date><risdate>1999</risdate><abstract>A semiconductor memory having a redundancy circuit includes a judgment device for receiving outputs of first ROMs for storing a defective address therein and judging whether or not a defective memory cell and a spare memory cell to replace the defective memory cell belong to the same memory cell, and also includes a timing adjustment circuit for changing the timing of control signals applied to memory mat control circuits according to an output of the judgment device. When the defective and spare memory cells belong to the same memory mat, the timing of the control signals is made fast.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US5983358A
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY INFORMATION STORAGE PHYSICS STATIC STORES
title	Semiconductor memory having redundancy circuit
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T00%3A08%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HORIGUCHI;%20MASASHI&rft.date=1999-11-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5983358A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true