Microprocessor including an interrupt polling unit configured to poll external devices for interrupts when said microprocessor is in a task switch state

An interrupt polling unit included within a bus interface unit of a microprocessor is provided. The interrupt polling unit causes an interrupt acknowledge bus transaction to occur. If an interrupt controller receiving the interrupt acknowledge bus transaction returns an interrupt vector indicative o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BELT, STEVEN L, SWANSTROM, SCOTT E, CHRISTIE, DAVID S
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BELT
STEVEN L
SWANSTROM
SCOTT E
CHRISTIE
DAVID S
description An interrupt polling unit included within a bus interface unit of a microprocessor is provided. The interrupt polling unit causes an interrupt acknowledge bus transaction to occur. If an interrupt controller receiving the interrupt acknowledge bus transaction returns an interrupt vector indicative of an interrupt service routine, then the microprocessor executes the interrupt service routine. The number of interrupt acknowledge bus transactions associated with the interrupt is reduced from two to one. In one embodiment, the interrupt polling unit causes an interrupt acknowledge bus transaction to occur when the microprocessor is performing a task switch. The task switch may be performed by hardware included within the microprocessor or, alternatively, by software executing upon the microprocessor.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5948093A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5948093A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5948093A3</originalsourceid><addsrcrecordid>eNqFjTEOwjAMRbswIOAM-AJISAUJRoRALEzAXEWJ20YEJ4odylE4LqHqxMJkff_n53HxPlsdfYheI7OPYEm7ZCw1oCgHwRhTEAjeue8ykRXQnmrbpIgGxPcV4CuTpBwYfNqsgrp3DecMXYsErKyBx88_zhgoEMV34M6KboFFCU6LUa0c42yYk2J-PFz3pwUGXyEHpZFQqttlvV1tlttyV_4nPiC0UxE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Microprocessor including an interrupt polling unit configured to poll external devices for interrupts when said microprocessor is in a task switch state</title><source>esp@cenet</source><creator>BELT; STEVEN L ; SWANSTROM; SCOTT E ; CHRISTIE; DAVID S</creator><creatorcontrib>BELT; STEVEN L ; SWANSTROM; SCOTT E ; CHRISTIE; DAVID S</creatorcontrib><description>An interrupt polling unit included within a bus interface unit of a microprocessor is provided. The interrupt polling unit causes an interrupt acknowledge bus transaction to occur. If an interrupt controller receiving the interrupt acknowledge bus transaction returns an interrupt vector indicative of an interrupt service routine, then the microprocessor executes the interrupt service routine. The number of interrupt acknowledge bus transactions associated with the interrupt is reduced from two to one. In one embodiment, the interrupt polling unit causes an interrupt acknowledge bus transaction to occur when the microprocessor is performing a task switch. The task switch may be performed by hardware included within the microprocessor or, alternatively, by software executing upon the microprocessor.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1999</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19990907&amp;DB=EPODOC&amp;CC=US&amp;NR=5948093A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19990907&amp;DB=EPODOC&amp;CC=US&amp;NR=5948093A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BELT; STEVEN L</creatorcontrib><creatorcontrib>SWANSTROM; SCOTT E</creatorcontrib><creatorcontrib>CHRISTIE; DAVID S</creatorcontrib><title>Microprocessor including an interrupt polling unit configured to poll external devices for interrupts when said microprocessor is in a task switch state</title><description>An interrupt polling unit included within a bus interface unit of a microprocessor is provided. The interrupt polling unit causes an interrupt acknowledge bus transaction to occur. If an interrupt controller receiving the interrupt acknowledge bus transaction returns an interrupt vector indicative of an interrupt service routine, then the microprocessor executes the interrupt service routine. The number of interrupt acknowledge bus transactions associated with the interrupt is reduced from two to one. In one embodiment, the interrupt polling unit causes an interrupt acknowledge bus transaction to occur when the microprocessor is performing a task switch. The task switch may be performed by hardware included within the microprocessor or, alternatively, by software executing upon the microprocessor.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1999</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFjTEOwjAMRbswIOAM-AJISAUJRoRALEzAXEWJ20YEJ4odylE4LqHqxMJkff_n53HxPlsdfYheI7OPYEm7ZCw1oCgHwRhTEAjeue8ykRXQnmrbpIgGxPcV4CuTpBwYfNqsgrp3DecMXYsErKyBx88_zhgoEMV34M6KboFFCU6LUa0c42yYk2J-PFz3pwUGXyEHpZFQqttlvV1tlttyV_4nPiC0UxE</recordid><startdate>19990907</startdate><enddate>19990907</enddate><creator>BELT; STEVEN L</creator><creator>SWANSTROM; SCOTT E</creator><creator>CHRISTIE; DAVID S</creator><scope>EVB</scope></search><sort><creationdate>19990907</creationdate><title>Microprocessor including an interrupt polling unit configured to poll external devices for interrupts when said microprocessor is in a task switch state</title><author>BELT; STEVEN L ; SWANSTROM; SCOTT E ; CHRISTIE; DAVID S</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5948093A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1999</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BELT; STEVEN L</creatorcontrib><creatorcontrib>SWANSTROM; SCOTT E</creatorcontrib><creatorcontrib>CHRISTIE; DAVID S</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BELT; STEVEN L</au><au>SWANSTROM; SCOTT E</au><au>CHRISTIE; DAVID S</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Microprocessor including an interrupt polling unit configured to poll external devices for interrupts when said microprocessor is in a task switch state</title><date>1999-09-07</date><risdate>1999</risdate><abstract>An interrupt polling unit included within a bus interface unit of a microprocessor is provided. The interrupt polling unit causes an interrupt acknowledge bus transaction to occur. If an interrupt controller receiving the interrupt acknowledge bus transaction returns an interrupt vector indicative of an interrupt service routine, then the microprocessor executes the interrupt service routine. The number of interrupt acknowledge bus transactions associated with the interrupt is reduced from two to one. In one embodiment, the interrupt polling unit causes an interrupt acknowledge bus transaction to occur when the microprocessor is performing a task switch. The task switch may be performed by hardware included within the microprocessor or, alternatively, by software executing upon the microprocessor.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5948093A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Microprocessor including an interrupt polling unit configured to poll external devices for interrupts when said microprocessor is in a task switch state
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T19%3A27%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BELT;%20STEVEN%20L&rft.date=1999-09-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5948093A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true