Apparatus and method of minimizing performance degradation of an instruction set translator due to self-modifying code
The invention provides an instruction set translator for translating a source code executable by a first processor to a target code executable by a second processor. The translation of the source code occurs one instruction at a time. The instruction set translator determines, after a first executio...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | The invention provides an instruction set translator for translating a source code executable by a first processor to a target code executable by a second processor. The translation of the source code occurs one instruction at a time. The instruction set translator determines, after a first execution of the target code, whether at least one of the instructions is modified. If an instruction is modified, then only this particular instruction is purged from the target code. This is made possible by the use of a hash table to monitor addresses of all modified instructions. If the address of an instruction is in the hash table, it signifies that the instruction has been modified. To isolate the translation of the modified instruction in the target code, the invention will break up the source code translation just before the modified instruction. This allows for the translation of the modified instruction to occur separately. Consequently, each time the instruction is modified only that instruction is purged from the target code. |
---|