Method and system for increasing cache efficiency during emulation through operation code organization

An emulation system contains reorganized instruction code sequences for a computer, so that the native code which is used to emulate instructions that occur most frequently in a typical environment are grouped together, to thereby minimize instruction cache conflicts. A representative set of program...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HIMELSTEIN, MARK I, MORLEY, JOHN E
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HIMELSTEIN
MARK I
MORLEY
JOHN E
description An emulation system contains reorganized instruction code sequences for a computer, so that the native code which is used to emulate instructions that occur most frequently in a typical environment are grouped together, to thereby minimize instruction cache conflicts. A representative set of programs which operate with the emulated code are run, and statistics are recorded to determine the most frequently occurring emulated instructions. The native code which emulates these most frequently occurring instructions is then arranged so that the portions of the code are statically stored in main memory at consecutive memory locations. As a result, when the native code for a frequently occurring emulated instruction is loaded from the memory into the cache, the likelihood that the cache will contain the native code for subsequent emulated instructions is maximized, and the likelihood of cache conflicts is minimized.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5796989A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5796989A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5796989A3</originalsourceid><addsrcrecordid>eNqFyrsKAjEQRuFtLER9BucFrMTLliKKjZVaL0PyZxPYnQlJtlifXrz0Vgc-zrRyVxSvllgs5TEX9OQ0URCTwDlIS4aNB8G5YALEjGSH9Hb0Q8clqFDxSYfWk0akrxi1IE0tS3h-ZF5NHHcZi19n1fJ8uh8vK0RtkCMbCErzuG129bbe14f1_-MFzJE_5g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for increasing cache efficiency during emulation through operation code organization</title><source>esp@cenet</source><creator>HIMELSTEIN; MARK I ; MORLEY; JOHN E</creator><creatorcontrib>HIMELSTEIN; MARK I ; MORLEY; JOHN E</creatorcontrib><description>An emulation system contains reorganized instruction code sequences for a computer, so that the native code which is used to emulate instructions that occur most frequently in a typical environment are grouped together, to thereby minimize instruction cache conflicts. A representative set of programs which operate with the emulated code are run, and statistics are recorded to determine the most frequently occurring emulated instructions. The native code which emulates these most frequently occurring instructions is then arranged so that the portions of the code are statically stored in main memory at consecutive memory locations. As a result, when the native code for a frequently occurring emulated instruction is loaded from the memory into the cache, the likelihood that the cache will contain the native code for subsequent emulated instructions is maximized, and the likelihood of cache conflicts is minimized.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1998</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19980818&amp;DB=EPODOC&amp;CC=US&amp;NR=5796989A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19980818&amp;DB=EPODOC&amp;CC=US&amp;NR=5796989A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HIMELSTEIN; MARK I</creatorcontrib><creatorcontrib>MORLEY; JOHN E</creatorcontrib><title>Method and system for increasing cache efficiency during emulation through operation code organization</title><description>An emulation system contains reorganized instruction code sequences for a computer, so that the native code which is used to emulate instructions that occur most frequently in a typical environment are grouped together, to thereby minimize instruction cache conflicts. A representative set of programs which operate with the emulated code are run, and statistics are recorded to determine the most frequently occurring emulated instructions. The native code which emulates these most frequently occurring instructions is then arranged so that the portions of the code are statically stored in main memory at consecutive memory locations. As a result, when the native code for a frequently occurring emulated instruction is loaded from the memory into the cache, the likelihood that the cache will contain the native code for subsequent emulated instructions is maximized, and the likelihood of cache conflicts is minimized.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1998</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFyrsKAjEQRuFtLER9BucFrMTLliKKjZVaL0PyZxPYnQlJtlifXrz0Vgc-zrRyVxSvllgs5TEX9OQ0URCTwDlIS4aNB8G5YALEjGSH9Hb0Q8clqFDxSYfWk0akrxi1IE0tS3h-ZF5NHHcZi19n1fJ8uh8vK0RtkCMbCErzuG129bbe14f1_-MFzJE_5g</recordid><startdate>19980818</startdate><enddate>19980818</enddate><creator>HIMELSTEIN; MARK I</creator><creator>MORLEY; JOHN E</creator><scope>EVB</scope></search><sort><creationdate>19980818</creationdate><title>Method and system for increasing cache efficiency during emulation through operation code organization</title><author>HIMELSTEIN; MARK I ; MORLEY; JOHN E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5796989A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1998</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HIMELSTEIN; MARK I</creatorcontrib><creatorcontrib>MORLEY; JOHN E</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HIMELSTEIN; MARK I</au><au>MORLEY; JOHN E</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for increasing cache efficiency during emulation through operation code organization</title><date>1998-08-18</date><risdate>1998</risdate><abstract>An emulation system contains reorganized instruction code sequences for a computer, so that the native code which is used to emulate instructions that occur most frequently in a typical environment are grouped together, to thereby minimize instruction cache conflicts. A representative set of programs which operate with the emulated code are run, and statistics are recorded to determine the most frequently occurring emulated instructions. The native code which emulates these most frequently occurring instructions is then arranged so that the portions of the code are statically stored in main memory at consecutive memory locations. As a result, when the native code for a frequently occurring emulated instruction is loaded from the memory into the cache, the likelihood that the cache will contain the native code for subsequent emulated instructions is maximized, and the likelihood of cache conflicts is minimized.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5796989A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method and system for increasing cache efficiency during emulation through operation code organization
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T02%3A55%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HIMELSTEIN;%20MARK%20I&rft.date=1998-08-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5796989A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true