Translation mechanism for input/output addresses

A computing system includes a memory bus, an input/output bus, a main memory, and an input/output adapter. The memory bus provides information transfer. The input/output bus also provides information transfer. For example the input/output bus is an input/output bus onto which is connected input/outp...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BROOKS, ROBERT, BRIDGES, K. MONROE, BRYG, WILLIAM R, BURGER, STEPHEN G, ZIEGLER, MICHAEL L
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BROOKS
ROBERT
BRIDGES
K. MONROE
BRYG
WILLIAM R
BURGER
STEPHEN G
ZIEGLER
MICHAEL L
description A computing system includes a memory bus, an input/output bus, a main memory, and an input/output adapter. The memory bus provides information transfer. The input/output bus also provides information transfer. For example the input/output bus is an input/output bus onto which is connected input/output devices. The main memory is connected to the memory bus. The main memory includes a page directory. The page directory stores translations. Each translation in the page directory includes a portion of an address for data transferred over the input/output bus, for example, the page address portion of I/O bus address. Each translation in the page directory also is indexed by a portion of an address for a memory location within the main memory, for example, the page address portion of the address for the memory location. The input/output adapter is connected to the memory bus and the input/output bus. The input/output adapter includes an input/output translation look-aside buffer. The input/output translation look-aside buffer includes a portion of the translations stored in the page directory.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5784708A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5784708A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5784708A3</originalsourceid><addsrcrecordid>eNrjZDAIKUrMK85JLMnMz1PITU3OSMzLLM5VSMsvUsjMKygt0c8vLQFSCokpKUWpxcWpxTwMrGmJOcWpvFCam0HezTXE2UM3tSA_PrW4IDE5NS-1JD402NTcwsTcwMLRmLAKAAc5K2g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Translation mechanism for input/output addresses</title><source>esp@cenet</source><creator>BROOKS; ROBERT ; BRIDGES; K. MONROE ; BRYG; WILLIAM R ; BURGER; STEPHEN G ; ZIEGLER; MICHAEL L</creator><creatorcontrib>BROOKS; ROBERT ; BRIDGES; K. MONROE ; BRYG; WILLIAM R ; BURGER; STEPHEN G ; ZIEGLER; MICHAEL L</creatorcontrib><description>A computing system includes a memory bus, an input/output bus, a main memory, and an input/output adapter. The memory bus provides information transfer. The input/output bus also provides information transfer. For example the input/output bus is an input/output bus onto which is connected input/output devices. The main memory is connected to the memory bus. The main memory includes a page directory. The page directory stores translations. Each translation in the page directory includes a portion of an address for data transferred over the input/output bus, for example, the page address portion of I/O bus address. Each translation in the page directory also is indexed by a portion of an address for a memory location within the main memory, for example, the page address portion of the address for the memory location. The input/output adapter is connected to the memory bus and the input/output bus. The input/output adapter includes an input/output translation look-aside buffer. The input/output translation look-aside buffer includes a portion of the translations stored in the page directory.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1998</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19980721&amp;DB=EPODOC&amp;CC=US&amp;NR=5784708A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19980721&amp;DB=EPODOC&amp;CC=US&amp;NR=5784708A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BROOKS; ROBERT</creatorcontrib><creatorcontrib>BRIDGES; K. MONROE</creatorcontrib><creatorcontrib>BRYG; WILLIAM R</creatorcontrib><creatorcontrib>BURGER; STEPHEN G</creatorcontrib><creatorcontrib>ZIEGLER; MICHAEL L</creatorcontrib><title>Translation mechanism for input/output addresses</title><description>A computing system includes a memory bus, an input/output bus, a main memory, and an input/output adapter. The memory bus provides information transfer. The input/output bus also provides information transfer. For example the input/output bus is an input/output bus onto which is connected input/output devices. The main memory is connected to the memory bus. The main memory includes a page directory. The page directory stores translations. Each translation in the page directory includes a portion of an address for data transferred over the input/output bus, for example, the page address portion of I/O bus address. Each translation in the page directory also is indexed by a portion of an address for a memory location within the main memory, for example, the page address portion of the address for the memory location. The input/output adapter is connected to the memory bus and the input/output bus. The input/output adapter includes an input/output translation look-aside buffer. The input/output translation look-aside buffer includes a portion of the translations stored in the page directory.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1998</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAIKUrMK85JLMnMz1PITU3OSMzLLM5VSMsvUsjMKygt0c8vLQFSCokpKUWpxcWpxTwMrGmJOcWpvFCam0HezTXE2UM3tSA_PrW4IDE5NS-1JD402NTcwsTcwMLRmLAKAAc5K2g</recordid><startdate>19980721</startdate><enddate>19980721</enddate><creator>BROOKS; ROBERT</creator><creator>BRIDGES; K. MONROE</creator><creator>BRYG; WILLIAM R</creator><creator>BURGER; STEPHEN G</creator><creator>ZIEGLER; MICHAEL L</creator><scope>EVB</scope></search><sort><creationdate>19980721</creationdate><title>Translation mechanism for input/output addresses</title><author>BROOKS; ROBERT ; BRIDGES; K. MONROE ; BRYG; WILLIAM R ; BURGER; STEPHEN G ; ZIEGLER; MICHAEL L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5784708A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1998</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BROOKS; ROBERT</creatorcontrib><creatorcontrib>BRIDGES; K. MONROE</creatorcontrib><creatorcontrib>BRYG; WILLIAM R</creatorcontrib><creatorcontrib>BURGER; STEPHEN G</creatorcontrib><creatorcontrib>ZIEGLER; MICHAEL L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BROOKS; ROBERT</au><au>BRIDGES; K. MONROE</au><au>BRYG; WILLIAM R</au><au>BURGER; STEPHEN G</au><au>ZIEGLER; MICHAEL L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Translation mechanism for input/output addresses</title><date>1998-07-21</date><risdate>1998</risdate><abstract>A computing system includes a memory bus, an input/output bus, a main memory, and an input/output adapter. The memory bus provides information transfer. The input/output bus also provides information transfer. For example the input/output bus is an input/output bus onto which is connected input/output devices. The main memory is connected to the memory bus. The main memory includes a page directory. The page directory stores translations. Each translation in the page directory includes a portion of an address for data transferred over the input/output bus, for example, the page address portion of I/O bus address. Each translation in the page directory also is indexed by a portion of an address for a memory location within the main memory, for example, the page address portion of the address for the memory location. The input/output adapter is connected to the memory bus and the input/output bus. The input/output adapter includes an input/output translation look-aside buffer. The input/output translation look-aside buffer includes a portion of the translations stored in the page directory.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5784708A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Translation mechanism for input/output addresses
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T14%3A05%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BROOKS;%20ROBERT&rft.date=1998-07-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5784708A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true