CMOS process utilizing disposable silicon nitride spacers for making lightly doped drain

A process sequence for fabricating CMOS devices of the LDD type includes forming spacers along the sides of gates defined on p- and n-regions of the device. In a two-mask sequence, a thin layer of silicon dioxide is utilized to protect the n-region spacers while the p-region spacers are etched away....

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHEN, TEH-YI JAMES
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!