CMOS process utilizing disposable silicon nitride spacers for making lightly doped drain
A process sequence for fabricating CMOS devices of the LDD type includes forming spacers along the sides of gates defined on p- and n-regions of the device. In a two-mask sequence, a thin layer of silicon dioxide is utilized to protect the n-region spacers while the p-region spacers are etched away....
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | CHEN TEH-YI JAMES |
| description | A process sequence for fabricating CMOS devices of the LDD type includes forming spacers along the sides of gates defined on p- and n-regions of the device. In a two-mask sequence, a thin layer of silicon dioxide is utilized to protect the n-region spacers while the p-region spacers are etched away. In one-mask variants of this sequence, a thin layer of silicon oxynitride is utilized to prevent oxide growth over one type of region while an oxide implant mask is grown on the surface of the other type of region and on exposed surfaces of the gates overlying the other type of region. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5766991A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5766991A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5766991A3</originalsourceid><addsrcrecordid>eNrjZIhw9vUPVigoyk9OLS5WKC3JzMmsysxLV0jJLC7IL05MyklVKAaKJefnKeRllhRlpgD5BYnJqUXFCmn5RQq5idkg1TmZ6RklOZUKKfkFqSkKKUWJmXk8DKxpiTnFqbxQmptB3s01xNlDN7UgPz4VbEZeakl8aLCpuZmZpaWhozFhFQDbOzn7</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CMOS process utilizing disposable silicon nitride spacers for making lightly doped drain</title><source>esp@cenet</source><creator>CHEN; TEH-YI JAMES</creator><creatorcontrib>CHEN; TEH-YI JAMES</creatorcontrib><description>A process sequence for fabricating CMOS devices of the LDD type includes forming spacers along the sides of gates defined on p- and n-regions of the device. In a two-mask sequence, a thin layer of silicon dioxide is utilized to protect the n-region spacers while the p-region spacers are etched away. In one-mask variants of this sequence, a thin layer of silicon oxynitride is utilized to prevent oxide growth over one type of region while an oxide implant mask is grown on the surface of the other type of region and on exposed surfaces of the gates overlying the other type of region.</description><edition>6</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1998</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19980616&DB=EPODOC&CC=US&NR=5766991A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76292</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19980616&DB=EPODOC&CC=US&NR=5766991A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN; TEH-YI JAMES</creatorcontrib><title>CMOS process utilizing disposable silicon nitride spacers for making lightly doped drain</title><description>A process sequence for fabricating CMOS devices of the LDD type includes forming spacers along the sides of gates defined on p- and n-regions of the device. In a two-mask sequence, a thin layer of silicon dioxide is utilized to protect the n-region spacers while the p-region spacers are etched away. In one-mask variants of this sequence, a thin layer of silicon oxynitride is utilized to prevent oxide growth over one type of region while an oxide implant mask is grown on the surface of the other type of region and on exposed surfaces of the gates overlying the other type of region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1998</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZIhw9vUPVigoyk9OLS5WKC3JzMmsysxLV0jJLC7IL05MyklVKAaKJefnKeRllhRlpgD5BYnJqUXFCmn5RQq5idkg1TmZ6RklOZUKKfkFqSkKKUWJmXk8DKxpiTnFqbxQmptB3s01xNlDN7UgPz4VbEZeakl8aLCpuZmZpaWhozFhFQDbOzn7</recordid><startdate>19980616</startdate><enddate>19980616</enddate><creator>CHEN; TEH-YI JAMES</creator><scope>EVB</scope></search><sort><creationdate>19980616</creationdate><title>CMOS process utilizing disposable silicon nitride spacers for making lightly doped drain</title><author>CHEN; TEH-YI JAMES</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5766991A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1998</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN; TEH-YI JAMES</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN; TEH-YI JAMES</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CMOS process utilizing disposable silicon nitride spacers for making lightly doped drain</title><date>1998-06-16</date><risdate>1998</risdate><abstract>A process sequence for fabricating CMOS devices of the LDD type includes forming spacers along the sides of gates defined on p- and n-regions of the device. In a two-mask sequence, a thin layer of silicon dioxide is utilized to protect the n-region spacers while the p-region spacers are etched away. In one-mask variants of this sequence, a thin layer of silicon oxynitride is utilized to prevent oxide growth over one type of region while an oxide implant mask is grown on the surface of the other type of region and on exposed surfaces of the gates overlying the other type of region.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US5766991A |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | CMOS process utilizing disposable silicon nitride spacers for making lightly doped drain |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T09%3A49%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN;%20TEH-YI%20JAMES&rft.date=1998-06-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5766991A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |