Low power consumption semiconductor dynamic random access memory device by reusing residual electric charge on bit line pairs

A data refresh is indispensable for a semiconductor dynamic random access memory device, and electric charges are recycled from bit line pairs for a row of memory cell arrays to power supply lines for bit line drivers associated with the next row of memory cell arrays and from bit line pairs for the...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	NARITAKE, ISAO, MUROTANI, TATSUNORI, UTSUGI, SATOSHI, SUGIBAYASHI, TADAHIKO
Format:	Patent
Sprache:	eng
Schlagworte:	INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	NARITAKE ISAO MUROTANI TATSUNORI UTSUGI SATOSHI SUGIBAYASHI TADAHIKO
description	A data refresh is indispensable for a semiconductor dynamic random access memory device, and electric charges are recycled from bit line pairs for a row of memory cell arrays to power supply lines for bit line drivers associated with the next row of memory cell arrays and from bit line pairs for the next row of memory cell arrays to power supply lines for the row of memory cell arrays, thereby reducing power consumption in the data refresh.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5631872A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5631872A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5631872A3</originalsourceid><addsrcrecordid>eNqFjLsKwkAQRdNYiPoNzg9YaPDRiigWdmotm9kxDuyLmY0hhf_uFvZWhwP33HH1ucQeUuxJAGPQzqfMMYCS5-K2wxwF7BBMcRATbPRgEEkVPPkoA1h6MxI0Awh1yqEtVLadcUCOMEsJ8WWkJSjHDWdwHAiSYdFpNXoapzT7cVLNT8fb4bygFB-kySAFyo_7db2pl7vtal__X3wBvHZINQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Low power consumption semiconductor dynamic random access memory device by reusing residual electric charge on bit line pairs</title><source>esp@cenet</source><creator>NARITAKE; ISAO ; MUROTANI; TATSUNORI ; UTSUGI; SATOSHI ; SUGIBAYASHI; TADAHIKO</creator><creatorcontrib>NARITAKE; ISAO ; MUROTANI; TATSUNORI ; UTSUGI; SATOSHI ; SUGIBAYASHI; TADAHIKO</creatorcontrib><description>A data refresh is indispensable for a semiconductor dynamic random access memory device, and electric charges are recycled from bit line pairs for a row of memory cell arrays to power supply lines for bit line drivers associated with the next row of memory cell arrays and from bit line pairs for the next row of memory cell arrays to power supply lines for the row of memory cell arrays, thereby reducing power consumption in the data refresh.</description><edition>6</edition><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>1997</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19970520&DB=EPODOC&CC=US&NR=5631872A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19970520&DB=EPODOC&CC=US&NR=5631872A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NARITAKE; ISAO</creatorcontrib><creatorcontrib>MUROTANI; TATSUNORI</creatorcontrib><creatorcontrib>UTSUGI; SATOSHI</creatorcontrib><creatorcontrib>SUGIBAYASHI; TADAHIKO</creatorcontrib><title>Low power consumption semiconductor dynamic random access memory device by reusing residual electric charge on bit line pairs</title><description>A data refresh is indispensable for a semiconductor dynamic random access memory device, and electric charges are recycled from bit line pairs for a row of memory cell arrays to power supply lines for bit line drivers associated with the next row of memory cell arrays and from bit line pairs for the next row of memory cell arrays to power supply lines for the row of memory cell arrays, thereby reducing power consumption in the data refresh.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1997</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFjLsKwkAQRdNYiPoNzg9YaPDRiigWdmotm9kxDuyLmY0hhf_uFvZWhwP33HH1ucQeUuxJAGPQzqfMMYCS5-K2wxwF7BBMcRATbPRgEEkVPPkoA1h6MxI0Awh1yqEtVLadcUCOMEsJ8WWkJSjHDWdwHAiSYdFpNXoapzT7cVLNT8fb4bygFB-kySAFyo_7db2pl7vtal__X3wBvHZINQ</recordid><startdate>19970520</startdate><enddate>19970520</enddate><creator>NARITAKE; ISAO</creator><creator>MUROTANI; TATSUNORI</creator><creator>UTSUGI; SATOSHI</creator><creator>SUGIBAYASHI; TADAHIKO</creator><scope>EVB</scope></search><sort><creationdate>19970520</creationdate><title>Low power consumption semiconductor dynamic random access memory device by reusing residual electric charge on bit line pairs</title><author>NARITAKE; ISAO ; MUROTANI; TATSUNORI ; UTSUGI; SATOSHI ; SUGIBAYASHI; TADAHIKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5631872A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1997</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>NARITAKE; ISAO</creatorcontrib><creatorcontrib>MUROTANI; TATSUNORI</creatorcontrib><creatorcontrib>UTSUGI; SATOSHI</creatorcontrib><creatorcontrib>SUGIBAYASHI; TADAHIKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NARITAKE; ISAO</au><au>MUROTANI; TATSUNORI</au><au>UTSUGI; SATOSHI</au><au>SUGIBAYASHI; TADAHIKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Low power consumption semiconductor dynamic random access memory device by reusing residual electric charge on bit line pairs</title><date>1997-05-20</date><risdate>1997</risdate><abstract>A data refresh is indispensable for a semiconductor dynamic random access memory device, and electric charges are recycled from bit line pairs for a row of memory cell arrays to power supply lines for bit line drivers associated with the next row of memory cell arrays and from bit line pairs for the next row of memory cell arrays to power supply lines for the row of memory cell arrays, thereby reducing power consumption in the data refresh.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US5631872A
source	esp@cenet
subjects	INFORMATION STORAGE PHYSICS STATIC STORES
title	Low power consumption semiconductor dynamic random access memory device by reusing residual electric charge on bit line pairs
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T12%3A36%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NARITAKE;%20ISAO&rft.date=1997-05-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5631872A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true