Method and system for the design verification of logic units and use in different environments
A method and system for the design verification of logic units capable of providing verification of a logic unit design prior to chip production. At least one test unit is coupled to a logic unit via an interface. The test unit includes a set of operations which are applied to the logic unit. The se...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SCHLIPF THOMAS HASS JURGEN HILGENDORF ROLF ULLAND HARTMUT NEUBER SIEGFRIED |
| description | A method and system for the design verification of logic units capable of providing verification of a logic unit design prior to chip production. At least one test unit is coupled to a logic unit via an interface. The test unit includes a set of operations which are applied to the logic unit. The selection of test operations to be applied to the logic unit and the determination of the start times thereof are executed randomly and independently of each other. Thus, with the present method and system two parameters of the test operation generating event: the sequence of the test operations, and the temporal relationship between the test operations, are independently and randomly modified. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5568407A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5568407A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5568407A3</originalsourceid><addsrcrecordid>eNqFi7EKwkAQBdNYiPoN7g8IgkbTiig2VmprOHLvkoVkL9xuAv69IvZWM8XMNHteYU305MSTvtTQUYiJrAF5KNdCIxIHrpxxFIqB2lhzRYOw6fcaFMRCnkNAghhBRk5Ruo_rPJsE1yoWP86y5fl0P15W6GMJ7V0FgZWPW57viu16f9j8L95AGDv_</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for the design verification of logic units and use in different environments</title><source>esp@cenet</source><creator>SCHLIPF; THOMAS ; HASS; JURGEN ; HILGENDORF; ROLF ; ULLAND; HARTMUT ; NEUBER; SIEGFRIED</creator><creatorcontrib>SCHLIPF; THOMAS ; HASS; JURGEN ; HILGENDORF; ROLF ; ULLAND; HARTMUT ; NEUBER; SIEGFRIED</creatorcontrib><description>A method and system for the design verification of logic units capable of providing verification of a logic unit design prior to chip production. At least one test unit is coupled to a logic unit via an interface. The test unit includes a set of operations which are applied to the logic unit. The selection of test operations to be applied to the logic unit and the determination of the start times thereof are executed randomly and independently of each other. Thus, with the present method and system two parameters of the test operation generating event: the sequence of the test operations, and the temporal relationship between the test operations, are independently and randomly modified.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>1996</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19961022&DB=EPODOC&CC=US&NR=5568407A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19961022&DB=EPODOC&CC=US&NR=5568407A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SCHLIPF; THOMAS</creatorcontrib><creatorcontrib>HASS; JURGEN</creatorcontrib><creatorcontrib>HILGENDORF; ROLF</creatorcontrib><creatorcontrib>ULLAND; HARTMUT</creatorcontrib><creatorcontrib>NEUBER; SIEGFRIED</creatorcontrib><title>Method and system for the design verification of logic units and use in different environments</title><description>A method and system for the design verification of logic units capable of providing verification of a logic unit design prior to chip production. At least one test unit is coupled to a logic unit via an interface. The test unit includes a set of operations which are applied to the logic unit. The selection of test operations to be applied to the logic unit and the determination of the start times thereof are executed randomly and independently of each other. Thus, with the present method and system two parameters of the test operation generating event: the sequence of the test operations, and the temporal relationship between the test operations, are independently and randomly modified.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1996</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFi7EKwkAQBdNYiPoN7g8IgkbTiig2VmprOHLvkoVkL9xuAv69IvZWM8XMNHteYU305MSTvtTQUYiJrAF5KNdCIxIHrpxxFIqB2lhzRYOw6fcaFMRCnkNAghhBRk5Ruo_rPJsE1yoWP86y5fl0P15W6GMJ7V0FgZWPW57viu16f9j8L95AGDv_</recordid><startdate>19961022</startdate><enddate>19961022</enddate><creator>SCHLIPF; THOMAS</creator><creator>HASS; JURGEN</creator><creator>HILGENDORF; ROLF</creator><creator>ULLAND; HARTMUT</creator><creator>NEUBER; SIEGFRIED</creator><scope>EVB</scope></search><sort><creationdate>19961022</creationdate><title>Method and system for the design verification of logic units and use in different environments</title><author>SCHLIPF; THOMAS ; HASS; JURGEN ; HILGENDORF; ROLF ; ULLAND; HARTMUT ; NEUBER; SIEGFRIED</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5568407A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1996</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>SCHLIPF; THOMAS</creatorcontrib><creatorcontrib>HASS; JURGEN</creatorcontrib><creatorcontrib>HILGENDORF; ROLF</creatorcontrib><creatorcontrib>ULLAND; HARTMUT</creatorcontrib><creatorcontrib>NEUBER; SIEGFRIED</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SCHLIPF; THOMAS</au><au>HASS; JURGEN</au><au>HILGENDORF; ROLF</au><au>ULLAND; HARTMUT</au><au>NEUBER; SIEGFRIED</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for the design verification of logic units and use in different environments</title><date>1996-10-22</date><risdate>1996</risdate><abstract>A method and system for the design verification of logic units capable of providing verification of a logic unit design prior to chip production. At least one test unit is coupled to a logic unit via an interface. The test unit includes a set of operations which are applied to the logic unit. The selection of test operations to be applied to the logic unit and the determination of the start times thereof are executed randomly and independently of each other. Thus, with the present method and system two parameters of the test operation generating event: the sequence of the test operations, and the temporal relationship between the test operations, are independently and randomly modified.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US5568407A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS TESTING |
| title | Method and system for the design verification of logic units and use in different environments |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T12%3A41%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SCHLIPF;%20THOMAS&rft.date=1996-10-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5568407A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |