Shadow register file for instruction rollback

A fault-tolerant computer system having shadow registers for storing the contents of a primary array into a shadow array at the completion of a stored instruction execution. This is accomplished in one clock cycle with all registers being shadowed simultaneously. During rollback of execution steps f...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BIALAS, JR., JOHN S, KING, STEVEN A, RICKARD, DALE A, LEBLANC, JOHNNY J, SPENCER, CLARK J, BRODNAX, TIMOTHY B, STANLEY, DANIEL L
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!