Multiprocessor system with distributed memory
A parallel computer system is disclosed comprising a plurality of high level processors joined together using a cross-point or cross-bar switch. The system includes an adapter between each processor and the switch. Protocol processing to drive the switch, transfer pages and schedule transmissions be...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | STUCKE ROBERT F ROLLO GERALD F COLEMAN RONALD G BELLO STEPHEN E VANDERBECK ELIZABETH A HUA KIEN A COLEMAN JOHN J MONROE OWEN K PRUETT DAVID R HATTERSLEY JOHN R |
description | A parallel computer system is disclosed comprising a plurality of high level processors joined together using a cross-point or cross-bar switch. The system includes an adapter between each processor and the switch. Protocol processing to drive the switch, transfer pages and schedule transmissions between the processors is performed by the adapter. The protocol use the notion of typed or tagged buffer management that allows a client to bind the semantics of a message being sent or received. These semantics specify behaviors in the protocol when message packets depart or when they arrive. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5517662A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5517662A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5517662A3</originalsourceid><addsrcrecordid>eNrjZND1Lc0pySwoyk9OLS7OL1IoriwuSc1VKM8syVBIySwuKcpMKi1JTVHITc3NL6rkYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxocGmpobmZmZGjsaEVQAAlI4qhg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multiprocessor system with distributed memory</title><source>esp@cenet</source><creator>STUCKE; ROBERT F ; ROLLO; GERALD F ; COLEMAN; RONALD G ; BELLO; STEPHEN E ; VANDERBECK; ELIZABETH A ; HUA; KIEN A ; COLEMAN; JOHN J ; MONROE; OWEN K ; PRUETT; DAVID R ; HATTERSLEY; JOHN R</creator><creatorcontrib>STUCKE; ROBERT F ; ROLLO; GERALD F ; COLEMAN; RONALD G ; BELLO; STEPHEN E ; VANDERBECK; ELIZABETH A ; HUA; KIEN A ; COLEMAN; JOHN J ; MONROE; OWEN K ; PRUETT; DAVID R ; HATTERSLEY; JOHN R</creatorcontrib><description>A parallel computer system is disclosed comprising a plurality of high level processors joined together using a cross-point or cross-bar switch. The system includes an adapter between each processor and the switch. Protocol processing to drive the switch, transfer pages and schedule transmissions between the processors is performed by the adapter. The protocol use the notion of typed or tagged buffer management that allows a client to bind the semantics of a message being sent or received. These semantics specify behaviors in the protocol when message packets depart or when they arrive.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1996</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19960514&DB=EPODOC&CC=US&NR=5517662A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19960514&DB=EPODOC&CC=US&NR=5517662A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>STUCKE; ROBERT F</creatorcontrib><creatorcontrib>ROLLO; GERALD F</creatorcontrib><creatorcontrib>COLEMAN; RONALD G</creatorcontrib><creatorcontrib>BELLO; STEPHEN E</creatorcontrib><creatorcontrib>VANDERBECK; ELIZABETH A</creatorcontrib><creatorcontrib>HUA; KIEN A</creatorcontrib><creatorcontrib>COLEMAN; JOHN J</creatorcontrib><creatorcontrib>MONROE; OWEN K</creatorcontrib><creatorcontrib>PRUETT; DAVID R</creatorcontrib><creatorcontrib>HATTERSLEY; JOHN R</creatorcontrib><title>Multiprocessor system with distributed memory</title><description>A parallel computer system is disclosed comprising a plurality of high level processors joined together using a cross-point or cross-bar switch. The system includes an adapter between each processor and the switch. Protocol processing to drive the switch, transfer pages and schedule transmissions between the processors is performed by the adapter. The protocol use the notion of typed or tagged buffer management that allows a client to bind the semantics of a message being sent or received. These semantics specify behaviors in the protocol when message packets depart or when they arrive.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1996</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND1Lc0pySwoyk9OLS7OL1IoriwuSc1VKM8syVBIySwuKcpMKi1JTVHITc3NL6rkYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxocGmpobmZmZGjsaEVQAAlI4qhg</recordid><startdate>19960514</startdate><enddate>19960514</enddate><creator>STUCKE; ROBERT F</creator><creator>ROLLO; GERALD F</creator><creator>COLEMAN; RONALD G</creator><creator>BELLO; STEPHEN E</creator><creator>VANDERBECK; ELIZABETH A</creator><creator>HUA; KIEN A</creator><creator>COLEMAN; JOHN J</creator><creator>MONROE; OWEN K</creator><creator>PRUETT; DAVID R</creator><creator>HATTERSLEY; JOHN R</creator><scope>EVB</scope></search><sort><creationdate>19960514</creationdate><title>Multiprocessor system with distributed memory</title><author>STUCKE; ROBERT F ; ROLLO; GERALD F ; COLEMAN; RONALD G ; BELLO; STEPHEN E ; VANDERBECK; ELIZABETH A ; HUA; KIEN A ; COLEMAN; JOHN J ; MONROE; OWEN K ; PRUETT; DAVID R ; HATTERSLEY; JOHN R</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5517662A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1996</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>STUCKE; ROBERT F</creatorcontrib><creatorcontrib>ROLLO; GERALD F</creatorcontrib><creatorcontrib>COLEMAN; RONALD G</creatorcontrib><creatorcontrib>BELLO; STEPHEN E</creatorcontrib><creatorcontrib>VANDERBECK; ELIZABETH A</creatorcontrib><creatorcontrib>HUA; KIEN A</creatorcontrib><creatorcontrib>COLEMAN; JOHN J</creatorcontrib><creatorcontrib>MONROE; OWEN K</creatorcontrib><creatorcontrib>PRUETT; DAVID R</creatorcontrib><creatorcontrib>HATTERSLEY; JOHN R</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>STUCKE; ROBERT F</au><au>ROLLO; GERALD F</au><au>COLEMAN; RONALD G</au><au>BELLO; STEPHEN E</au><au>VANDERBECK; ELIZABETH A</au><au>HUA; KIEN A</au><au>COLEMAN; JOHN J</au><au>MONROE; OWEN K</au><au>PRUETT; DAVID R</au><au>HATTERSLEY; JOHN R</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multiprocessor system with distributed memory</title><date>1996-05-14</date><risdate>1996</risdate><abstract>A parallel computer system is disclosed comprising a plurality of high level processors joined together using a cross-point or cross-bar switch. The system includes an adapter between each processor and the switch. Protocol processing to drive the switch, transfer pages and schedule transmissions between the processors is performed by the adapter. The protocol use the notion of typed or tagged buffer management that allows a client to bind the semantics of a message being sent or received. These semantics specify behaviors in the protocol when message packets depart or when they arrive.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US5517662A |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Multiprocessor system with distributed memory |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-10T01%3A35%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=STUCKE;%20ROBERT%20F&rft.date=1996-05-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5517662A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |