Storage protection keys in two level cache system

The cache system comprises a level one (L1) data cache, a level one (L1) key cache for storing a plurality of access keys for respective pages or blocks of data referenced by the central processor. A level three (L3) storage stores the data requested by the central processor and an access key array...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: GREGOR, STEVEN L
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator GREGOR
STEVEN L
description The cache system comprises a level one (L1) data cache, a level one (L1) key cache for storing a plurality of access keys for respective pages or blocks of data referenced by the central processor. A level three (L3) storage stores the data requested by the central processor and an access key array including the plurality of access keys. A level two (L2) data cache is coupled between the L3 storage and the L1 data cache and stores a copy of data fetched from the L3 storage for the L1 data cache pursuant to a read request and data written by the central processor. The level two (L2) key cache is coupled between the L3 storage access key array and the L1 key cache and stores the plurality of access keys for respective pages or blocks of data in the L2 data cache. The general strategy of the cache system is to copy the access key corresponding to each central processor request into the L1 key cache the first time that any page of data is inpaged pursuant to a read or write request, so that the access key is readily available to the central processor for the current and subsequent requests. If the central processor request is to store data to the L2 data cache, the corresponding access key but not the data is copied into the L1 level, and the data is updated only in the L2 data cache, assuming that the data did not reside in the L1 data cache due to a previous read request.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5450563A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5450563A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5450563A3</originalsourceid><addsrcrecordid>eNrjZDAMLskvSkxPVSgoyi9JTS7JzM9TyE6tLFbIzFMoKc9XyEktS81RSE5MzkhVKK4sLknN5WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBpiamBqZmxo7GhFUAAPlVKxQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Storage protection keys in two level cache system</title><source>esp@cenet</source><creator>GREGOR; STEVEN L</creator><creatorcontrib>GREGOR; STEVEN L</creatorcontrib><description>The cache system comprises a level one (L1) data cache, a level one (L1) key cache for storing a plurality of access keys for respective pages or blocks of data referenced by the central processor. A level three (L3) storage stores the data requested by the central processor and an access key array including the plurality of access keys. A level two (L2) data cache is coupled between the L3 storage and the L1 data cache and stores a copy of data fetched from the L3 storage for the L1 data cache pursuant to a read request and data written by the central processor. The level two (L2) key cache is coupled between the L3 storage access key array and the L1 key cache and stores the plurality of access keys for respective pages or blocks of data in the L2 data cache. The general strategy of the cache system is to copy the access key corresponding to each central processor request into the L1 key cache the first time that any page of data is inpaged pursuant to a read or write request, so that the access key is readily available to the central processor for the current and subsequent requests. If the central processor request is to store data to the L2 data cache, the corresponding access key but not the data is copied into the L1 level, and the data is updated only in the L2 data cache, assuming that the data did not reside in the L1 data cache due to a previous read request.</description><edition>6</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1995</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950912&amp;DB=EPODOC&amp;CC=US&amp;NR=5450563A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950912&amp;DB=EPODOC&amp;CC=US&amp;NR=5450563A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GREGOR; STEVEN L</creatorcontrib><title>Storage protection keys in two level cache system</title><description>The cache system comprises a level one (L1) data cache, a level one (L1) key cache for storing a plurality of access keys for respective pages or blocks of data referenced by the central processor. A level three (L3) storage stores the data requested by the central processor and an access key array including the plurality of access keys. A level two (L2) data cache is coupled between the L3 storage and the L1 data cache and stores a copy of data fetched from the L3 storage for the L1 data cache pursuant to a read request and data written by the central processor. The level two (L2) key cache is coupled between the L3 storage access key array and the L1 key cache and stores the plurality of access keys for respective pages or blocks of data in the L2 data cache. The general strategy of the cache system is to copy the access key corresponding to each central processor request into the L1 key cache the first time that any page of data is inpaged pursuant to a read or write request, so that the access key is readily available to the central processor for the current and subsequent requests. If the central processor request is to store data to the L2 data cache, the corresponding access key but not the data is copied into the L1 level, and the data is updated only in the L2 data cache, assuming that the data did not reside in the L1 data cache due to a previous read request.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1995</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAMLskvSkxPVSgoyi9JTS7JzM9TyE6tLFbIzFMoKc9XyEktS81RSE5MzkhVKK4sLknN5WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBpiamBqZmxo7GhFUAAPlVKxQ</recordid><startdate>19950912</startdate><enddate>19950912</enddate><creator>GREGOR; STEVEN L</creator><scope>EVB</scope></search><sort><creationdate>19950912</creationdate><title>Storage protection keys in two level cache system</title><author>GREGOR; STEVEN L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5450563A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1995</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>GREGOR; STEVEN L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GREGOR; STEVEN L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Storage protection keys in two level cache system</title><date>1995-09-12</date><risdate>1995</risdate><abstract>The cache system comprises a level one (L1) data cache, a level one (L1) key cache for storing a plurality of access keys for respective pages or blocks of data referenced by the central processor. A level three (L3) storage stores the data requested by the central processor and an access key array including the plurality of access keys. A level two (L2) data cache is coupled between the L3 storage and the L1 data cache and stores a copy of data fetched from the L3 storage for the L1 data cache pursuant to a read request and data written by the central processor. The level two (L2) key cache is coupled between the L3 storage access key array and the L1 key cache and stores the plurality of access keys for respective pages or blocks of data in the L2 data cache. The general strategy of the cache system is to copy the access key corresponding to each central processor request into the L1 key cache the first time that any page of data is inpaged pursuant to a read or write request, so that the access key is readily available to the central processor for the current and subsequent requests. If the central processor request is to store data to the L2 data cache, the corresponding access key but not the data is copied into the L1 level, and the data is updated only in the L2 data cache, assuming that the data did not reside in the L1 data cache due to a previous read request.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5450563A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Storage protection keys in two level cache system
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T15%3A20%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GREGOR;%20STEVEN%20L&rft.date=1995-09-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5450563A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true