Low voltage BICMOS logic switching circuit
The present invention involves a BICMOS logic switching circuit biased between upper and lower supply voltages. This circuit includes a CMOS logic circuit driven by a plurality of logic input signals. This logic switching circuit also has a driving circuit coupled to the CMOS logic switching circuit...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | ROHN MICHAEL J BUCHHOLTZ TIMOTHY C VAN PHAN NGHIA |
description | The present invention involves a BICMOS logic switching circuit biased between upper and lower supply voltages. This circuit includes a CMOS logic circuit driven by a plurality of logic input signals. This logic switching circuit also has a driving circuit coupled to the CMOS logic switching circuit and includes an output node, a first bipolar transistor, and a second bipolar transistor. The first bipolar transistor is coupled in series with the second bipolar transistor with the output node therebetween for providing an output signal on the output node, wherein the second bipolar transistor has a base directly coupled to a field effect transistor switch coupled to the upper supply voltage. The field effect transistor switch is controlled by logic input signals. The circuit also includes a switching circuit coupled to the upper supply voltage, the lower supply voltage, and the output node for causing the output signal on the output node to swing fully between the upper and the lower supply voltages in response to changes in the logic input signals. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5355030A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5355030A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5355030A3</originalsourceid><addsrcrecordid>eNrjZNDyyS9XKMvPKUlMT1Vw8nT29Q9WyMlPz0xWKC7PLEnOyMxLV0jOLEouzSzhYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxocGmxqamBsYGjsaEVQAAS6cntw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Low voltage BICMOS logic switching circuit</title><source>esp@cenet</source><creator>ROHN; MICHAEL J ; BUCHHOLTZ; TIMOTHY C ; VAN PHAN; NGHIA</creator><creatorcontrib>ROHN; MICHAEL J ; BUCHHOLTZ; TIMOTHY C ; VAN PHAN; NGHIA</creatorcontrib><description>The present invention involves a BICMOS logic switching circuit biased between upper and lower supply voltages. This circuit includes a CMOS logic circuit driven by a plurality of logic input signals. This logic switching circuit also has a driving circuit coupled to the CMOS logic switching circuit and includes an output node, a first bipolar transistor, and a second bipolar transistor. The first bipolar transistor is coupled in series with the second bipolar transistor with the output node therebetween for providing an output signal on the output node, wherein the second bipolar transistor has a base directly coupled to a field effect transistor switch coupled to the upper supply voltage. The field effect transistor switch is controlled by logic input signals. The circuit also includes a switching circuit coupled to the upper supply voltage, the lower supply voltage, and the output node for causing the output signal on the output node to swing fully between the upper and the lower supply voltages in response to changes in the logic input signals.</description><edition>5</edition><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>1994</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19941011&DB=EPODOC&CC=US&NR=5355030A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19941011&DB=EPODOC&CC=US&NR=5355030A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ROHN; MICHAEL J</creatorcontrib><creatorcontrib>BUCHHOLTZ; TIMOTHY C</creatorcontrib><creatorcontrib>VAN PHAN; NGHIA</creatorcontrib><title>Low voltage BICMOS logic switching circuit</title><description>The present invention involves a BICMOS logic switching circuit biased between upper and lower supply voltages. This circuit includes a CMOS logic circuit driven by a plurality of logic input signals. This logic switching circuit also has a driving circuit coupled to the CMOS logic switching circuit and includes an output node, a first bipolar transistor, and a second bipolar transistor. The first bipolar transistor is coupled in series with the second bipolar transistor with the output node therebetween for providing an output signal on the output node, wherein the second bipolar transistor has a base directly coupled to a field effect transistor switch coupled to the upper supply voltage. The field effect transistor switch is controlled by logic input signals. The circuit also includes a switching circuit coupled to the upper supply voltage, the lower supply voltage, and the output node for causing the output signal on the output node to swing fully between the upper and the lower supply voltages in response to changes in the logic input signals.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1994</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDyyS9XKMvPKUlMT1Vw8nT29Q9WyMlPz0xWKC7PLEnOyMxLV0jOLEouzSzhYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxocGmxqamBsYGjsaEVQAAS6cntw</recordid><startdate>19941011</startdate><enddate>19941011</enddate><creator>ROHN; MICHAEL J</creator><creator>BUCHHOLTZ; TIMOTHY C</creator><creator>VAN PHAN; NGHIA</creator><scope>EVB</scope></search><sort><creationdate>19941011</creationdate><title>Low voltage BICMOS logic switching circuit</title><author>ROHN; MICHAEL J ; BUCHHOLTZ; TIMOTHY C ; VAN PHAN; NGHIA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5355030A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1994</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>ROHN; MICHAEL J</creatorcontrib><creatorcontrib>BUCHHOLTZ; TIMOTHY C</creatorcontrib><creatorcontrib>VAN PHAN; NGHIA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ROHN; MICHAEL J</au><au>BUCHHOLTZ; TIMOTHY C</au><au>VAN PHAN; NGHIA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Low voltage BICMOS logic switching circuit</title><date>1994-10-11</date><risdate>1994</risdate><abstract>The present invention involves a BICMOS logic switching circuit biased between upper and lower supply voltages. This circuit includes a CMOS logic circuit driven by a plurality of logic input signals. This logic switching circuit also has a driving circuit coupled to the CMOS logic switching circuit and includes an output node, a first bipolar transistor, and a second bipolar transistor. The first bipolar transistor is coupled in series with the second bipolar transistor with the output node therebetween for providing an output signal on the output node, wherein the second bipolar transistor has a base directly coupled to a field effect transistor switch coupled to the upper supply voltage. The field effect transistor switch is controlled by logic input signals. The circuit also includes a switching circuit coupled to the upper supply voltage, the lower supply voltage, and the output node for causing the output signal on the output node to swing fully between the upper and the lower supply voltages in response to changes in the logic input signals.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US5355030A |
source | esp@cenet |
subjects | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
title | Low voltage BICMOS logic switching circuit |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-17T03%3A59%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ROHN;%20MICHAEL%20J&rft.date=1994-10-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5355030A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |