Programmable digital signal processor system for processing electrical power signals

A system for processing digital electrical power signals derived from at least one externally supplied, substantially continuous, substantially alternating, electrical signal having a primary or fundamental frequency, comprises: a multiply-accumulate arithmetic processor having three input ports wit...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KRISCIUNAS, JOSEPH E, MCGRATH, DONALD T, JACOB, PHILIPPE, L, GARVERICK, STEVEN L
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KRISCIUNAS
JOSEPH E
MCGRATH
DONALD T
JACOB
PHILIPPE
L
GARVERICK
STEVEN L
description A system for processing digital electrical power signals derived from at least one externally supplied, substantially continuous, substantially alternating, electrical signal having a primary or fundamental frequency, comprises: a multiply-accumulate arithmetic processor having three input ports with at least one input port for receiving the digital electrical power signals, an output port and a processor control port; a first memory unit for storing a plurality of processor control signals; a second and third memory unit each for storing a separate plurality of processor input signals; and a memory control unit having the capability to respectively couple the first memory unit to the processor control port, and the first processor input port to one of the second and third memory units for each cycle of the primary frequency so that newly received digital electrical power signals may be continually processed by the processor for a predetermined number of cycles.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5345409A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5345409A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5345409A3</originalsourceid><addsrcrecordid>eNrjZAgJKMpPL0rMzU1MyklVSMlMzyxJzFEozkzPA1IFRfnJqcXF-UUKxZXFJam5CmlAJlQwMy9dITUnNbmkKDMZpDS_PLUIqq-Yh4E1DUil8kJpbgZ5N9cQZw_d1IL8-NTigsTk1LzUkvjQYFNjE1MTA0tHY8IqAEGzOTU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Programmable digital signal processor system for processing electrical power signals</title><source>esp@cenet</source><creator>KRISCIUNAS; JOSEPH E ; MCGRATH; DONALD T ; JACOB; PHILIPPE; L ; GARVERICK; STEVEN L</creator><creatorcontrib>KRISCIUNAS; JOSEPH E ; MCGRATH; DONALD T ; JACOB; PHILIPPE; L ; GARVERICK; STEVEN L</creatorcontrib><description>A system for processing digital electrical power signals derived from at least one externally supplied, substantially continuous, substantially alternating, electrical signal having a primary or fundamental frequency, comprises: a multiply-accumulate arithmetic processor having three input ports with at least one input port for receiving the digital electrical power signals, an output port and a processor control port; a first memory unit for storing a plurality of processor control signals; a second and third memory unit each for storing a separate plurality of processor input signals; and a memory control unit having the capability to respectively couple the first memory unit to the processor control port, and the first processor input port to one of the second and third memory units for each cycle of the primary frequency so that newly received digital electrical power signals may be continually processed by the processor for a predetermined number of cycles.</description><edition>5</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>1994</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19940906&amp;DB=EPODOC&amp;CC=US&amp;NR=5345409A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19940906&amp;DB=EPODOC&amp;CC=US&amp;NR=5345409A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KRISCIUNAS; JOSEPH E</creatorcontrib><creatorcontrib>MCGRATH; DONALD T</creatorcontrib><creatorcontrib>JACOB; PHILIPPE; L</creatorcontrib><creatorcontrib>GARVERICK; STEVEN L</creatorcontrib><title>Programmable digital signal processor system for processing electrical power signals</title><description>A system for processing digital electrical power signals derived from at least one externally supplied, substantially continuous, substantially alternating, electrical signal having a primary or fundamental frequency, comprises: a multiply-accumulate arithmetic processor having three input ports with at least one input port for receiving the digital electrical power signals, an output port and a processor control port; a first memory unit for storing a plurality of processor control signals; a second and third memory unit each for storing a separate plurality of processor input signals; and a memory control unit having the capability to respectively couple the first memory unit to the processor control port, and the first processor input port to one of the second and third memory units for each cycle of the primary frequency so that newly received digital electrical power signals may be continually processed by the processor for a predetermined number of cycles.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1994</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAgJKMpPL0rMzU1MyklVSMlMzyxJzFEozkzPA1IFRfnJqcXF-UUKxZXFJam5CmlAJlQwMy9dITUnNbmkKDMZpDS_PLUIqq-Yh4E1DUil8kJpbgZ5N9cQZw_d1IL8-NTigsTk1LzUkvjQYFNjE1MTA0tHY8IqAEGzOTU</recordid><startdate>19940906</startdate><enddate>19940906</enddate><creator>KRISCIUNAS; JOSEPH E</creator><creator>MCGRATH; DONALD T</creator><creator>JACOB; PHILIPPE; L</creator><creator>GARVERICK; STEVEN L</creator><scope>EVB</scope></search><sort><creationdate>19940906</creationdate><title>Programmable digital signal processor system for processing electrical power signals</title><author>KRISCIUNAS; JOSEPH E ; MCGRATH; DONALD T ; JACOB; PHILIPPE; L ; GARVERICK; STEVEN L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5345409A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1994</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>KRISCIUNAS; JOSEPH E</creatorcontrib><creatorcontrib>MCGRATH; DONALD T</creatorcontrib><creatorcontrib>JACOB; PHILIPPE; L</creatorcontrib><creatorcontrib>GARVERICK; STEVEN L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KRISCIUNAS; JOSEPH E</au><au>MCGRATH; DONALD T</au><au>JACOB; PHILIPPE; L</au><au>GARVERICK; STEVEN L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Programmable digital signal processor system for processing electrical power signals</title><date>1994-09-06</date><risdate>1994</risdate><abstract>A system for processing digital electrical power signals derived from at least one externally supplied, substantially continuous, substantially alternating, electrical signal having a primary or fundamental frequency, comprises: a multiply-accumulate arithmetic processor having three input ports with at least one input port for receiving the digital electrical power signals, an output port and a processor control port; a first memory unit for storing a plurality of processor control signals; a second and third memory unit each for storing a separate plurality of processor input signals; and a memory control unit having the capability to respectively couple the first memory unit to the processor control port, and the first processor input port to one of the second and third memory units for each cycle of the primary frequency so that newly received digital electrical power signals may be continually processed by the processor for a predetermined number of cycles.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5345409A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title Programmable digital signal processor system for processing electrical power signals
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-31T06%3A42%3A59IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KRISCIUNAS;%20JOSEPH%20E&rft.date=1994-09-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5345409A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true