Module level electronic redundancy
A redundancy system formed on a semiconductor chip is provided which includes circuits for testing a memory array to locate a faulty element therein, a register for storing an address of the faulty element and electrical fuses blown in response to binary digits of the address stored in the register...
Gespeichert in:
| Hauptverfasser: | , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | DAWSON JAMES W ADAMS ROBERT D HEDBERG ERIK L BONGES, III HENRY A |
| description | A redundancy system formed on a semiconductor chip is provided which includes circuits for testing a memory array to locate a faulty element therein, a register for storing an address of the faulty element and electrical fuses blown in response to binary digits of the address stored in the register upon application of an enable signal from a single input to the semiconductor chip. The enable signal passes through logic circuits on the chip such that the fuses cannot be programmed or blown unless the enable signal is present. An address decoder coupled to outputs from the fuses substitutes a redundant element for the faulty element. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5313424A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5313424A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5313424A3</originalsourceid><addsrcrecordid>eNrjZFDyzU8pzUlVyEktS81RSM1JTS4pys_LTFYoSk0pzUtJzEuu5GFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBpsaGxiZGJo7GhFUAADdBJZI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Module level electronic redundancy</title><source>esp@cenet</source><creator>DAWSON; JAMES W ; ADAMS; ROBERT D ; HEDBERG; ERIK L ; BONGES, III; HENRY A</creator><creatorcontrib>DAWSON; JAMES W ; ADAMS; ROBERT D ; HEDBERG; ERIK L ; BONGES, III; HENRY A</creatorcontrib><description>A redundancy system formed on a semiconductor chip is provided which includes circuits for testing a memory array to locate a faulty element therein, a register for storing an address of the faulty element and electrical fuses blown in response to binary digits of the address stored in the register upon application of an enable signal from a single input to the semiconductor chip. The enable signal passes through logic circuits on the chip such that the fuses cannot be programmed or blown unless the enable signal is present. An address decoder coupled to outputs from the fuses substitutes a redundant element for the faulty element.</description><edition>5</edition><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>1994</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19940517&DB=EPODOC&CC=US&NR=5313424A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19940517&DB=EPODOC&CC=US&NR=5313424A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DAWSON; JAMES W</creatorcontrib><creatorcontrib>ADAMS; ROBERT D</creatorcontrib><creatorcontrib>HEDBERG; ERIK L</creatorcontrib><creatorcontrib>BONGES, III; HENRY A</creatorcontrib><title>Module level electronic redundancy</title><description>A redundancy system formed on a semiconductor chip is provided which includes circuits for testing a memory array to locate a faulty element therein, a register for storing an address of the faulty element and electrical fuses blown in response to binary digits of the address stored in the register upon application of an enable signal from a single input to the semiconductor chip. The enable signal passes through logic circuits on the chip such that the fuses cannot be programmed or blown unless the enable signal is present. An address decoder coupled to outputs from the fuses substitutes a redundant element for the faulty element.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1994</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDyzU8pzUlVyEktS81RSM1JTS4pys_LTFYoSk0pzUtJzEuu5GFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBpsaGxiZGJo7GhFUAADdBJZI</recordid><startdate>19940517</startdate><enddate>19940517</enddate><creator>DAWSON; JAMES W</creator><creator>ADAMS; ROBERT D</creator><creator>HEDBERG; ERIK L</creator><creator>BONGES, III; HENRY A</creator><scope>EVB</scope></search><sort><creationdate>19940517</creationdate><title>Module level electronic redundancy</title><author>DAWSON; JAMES W ; ADAMS; ROBERT D ; HEDBERG; ERIK L ; BONGES, III; HENRY A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5313424A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1994</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>DAWSON; JAMES W</creatorcontrib><creatorcontrib>ADAMS; ROBERT D</creatorcontrib><creatorcontrib>HEDBERG; ERIK L</creatorcontrib><creatorcontrib>BONGES, III; HENRY A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DAWSON; JAMES W</au><au>ADAMS; ROBERT D</au><au>HEDBERG; ERIK L</au><au>BONGES, III; HENRY A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Module level electronic redundancy</title><date>1994-05-17</date><risdate>1994</risdate><abstract>A redundancy system formed on a semiconductor chip is provided which includes circuits for testing a memory array to locate a faulty element therein, a register for storing an address of the faulty element and electrical fuses blown in response to binary digits of the address stored in the register upon application of an enable signal from a single input to the semiconductor chip. The enable signal passes through logic circuits on the chip such that the fuses cannot be programmed or blown unless the enable signal is present. An address decoder coupled to outputs from the fuses substitutes a redundant element for the faulty element.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US5313424A |
| source | esp@cenet |
| subjects | INFORMATION STORAGE PHYSICS STATIC STORES |
| title | Module level electronic redundancy |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T16%3A42%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DAWSON;%20JAMES%20W&rft.date=1994-05-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5313424A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |