Multiple sequence processor system

A digital computer includes a main and an auxiliary pipeline processor which are configured to concurrently execute contiguous groups of instructions taken from a single instruction sequence. The instructions in a sequence may be divided into groups by using either taken-branch instructions or certa...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	EMMA, PHILIP G, KNIGHT, JOSHUA W, RECHTSCHAFFEN, RUDOLPH N, SPARACIO, FRANK J, POMERENE, JAMES H
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	EMMA PHILIP G KNIGHT JOSHUA W RECHTSCHAFFEN RUDOLPH N SPARACIO FRANK J POMERENE JAMES H
description	A digital computer includes a main and an auxiliary pipeline processor which are configured to concurrently execute contiguous groups of instructions taken from a single instruction sequence. The instructions in a sequence may be divided into groups by using either taken-branch instructions or certain instructions which may change the contents of the general purpose registers as group delimiters. Both methods of grouping the instructions use a branch history table to predict the sequence in which the instructions will be executed.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5297281A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5297281A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5297281A3</originalsourceid><addsrcrecordid>eNrjZFDyLc0pySzISVUoTi0sTc1LTlUoKMpPTi0uzi9SKK4sLknN5WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBpkaW5kYWho7GhFUAAF30JgE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Multiple sequence processor system</title><source>esp@cenet</source><creator>EMMA; PHILIP G ; KNIGHT; JOSHUA W ; RECHTSCHAFFEN; RUDOLPH N ; SPARACIO; FRANK J ; POMERENE; JAMES H</creator><creatorcontrib>EMMA; PHILIP G ; KNIGHT; JOSHUA W ; RECHTSCHAFFEN; RUDOLPH N ; SPARACIO; FRANK J ; POMERENE; JAMES H</creatorcontrib><description>A digital computer includes a main and an auxiliary pipeline processor which are configured to concurrently execute contiguous groups of instructions taken from a single instruction sequence. The instructions in a sequence may be divided into groups by using either taken-branch instructions or certain instructions which may change the contents of the general purpose registers as group delimiters. Both methods of grouping the instructions use a branch history table to predict the sequence in which the instructions will be executed.</description><edition>5</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1994</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19940322&DB=EPODOC&CC=US&NR=5297281A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19940322&DB=EPODOC&CC=US&NR=5297281A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>EMMA; PHILIP G</creatorcontrib><creatorcontrib>KNIGHT; JOSHUA W</creatorcontrib><creatorcontrib>RECHTSCHAFFEN; RUDOLPH N</creatorcontrib><creatorcontrib>SPARACIO; FRANK J</creatorcontrib><creatorcontrib>POMERENE; JAMES H</creatorcontrib><title>Multiple sequence processor system</title><description>A digital computer includes a main and an auxiliary pipeline processor which are configured to concurrently execute contiguous groups of instructions taken from a single instruction sequence. The instructions in a sequence may be divided into groups by using either taken-branch instructions or certain instructions which may change the contents of the general purpose registers as group delimiters. Both methods of grouping the instructions use a branch history table to predict the sequence in which the instructions will be executed.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1994</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDyLc0pySzISVUoTi0sTc1LTlUoKMpPTi0uzi9SKK4sLknN5WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBpkaW5kYWho7GhFUAAF30JgE</recordid><startdate>19940322</startdate><enddate>19940322</enddate><creator>EMMA; PHILIP G</creator><creator>KNIGHT; JOSHUA W</creator><creator>RECHTSCHAFFEN; RUDOLPH N</creator><creator>SPARACIO; FRANK J</creator><creator>POMERENE; JAMES H</creator><scope>EVB</scope></search><sort><creationdate>19940322</creationdate><title>Multiple sequence processor system</title><author>EMMA; PHILIP G ; KNIGHT; JOSHUA W ; RECHTSCHAFFEN; RUDOLPH N ; SPARACIO; FRANK J ; POMERENE; JAMES H</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5297281A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1994</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>EMMA; PHILIP G</creatorcontrib><creatorcontrib>KNIGHT; JOSHUA W</creatorcontrib><creatorcontrib>RECHTSCHAFFEN; RUDOLPH N</creatorcontrib><creatorcontrib>SPARACIO; FRANK J</creatorcontrib><creatorcontrib>POMERENE; JAMES H</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>EMMA; PHILIP G</au><au>KNIGHT; JOSHUA W</au><au>RECHTSCHAFFEN; RUDOLPH N</au><au>SPARACIO; FRANK J</au><au>POMERENE; JAMES H</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Multiple sequence processor system</title><date>1994-03-22</date><risdate>1994</risdate><abstract>A digital computer includes a main and an auxiliary pipeline processor which are configured to concurrently execute contiguous groups of instructions taken from a single instruction sequence. The instructions in a sequence may be divided into groups by using either taken-branch instructions or certain instructions which may change the contents of the general purpose registers as group delimiters. Both methods of grouping the instructions use a branch history table to predict the sequence in which the instructions will be executed.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US5297281A
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Multiple sequence processor system
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T04%3A29%3A27IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=EMMA;%20PHILIP%20G&rft.date=1994-03-22&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5297281A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true