Method for transferring information between main store and input output bus units via a sequence of asynchronous bus and two synchronous buses

In a data processing system, an input output bus unit (IOBU) is connected one end of an input output interface controller (IOIC) via an asynchronous bus. The other end of the IOIC is connected to a storage controller (SC) and an input output interface unit (IOIU) via a synchronous bus. The SC and IO...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BOURKE, DONALL G, MALMQUIST, CARL A, NELSON, JOHN M, PLACE, RICHARD L, WILSON, JOHN D, SCHWERMER, HARTMUT R, FLOAT, GREGORY D, KELLEY, RICHARD A, CHISHOLM, DOUGLAS R, LIU, ROY Y, PERKINS, JR., CHARLES B
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BOURKE
DONALL G
MALMQUIST
CARL A
NELSON
JOHN M
PLACE
RICHARD L
WILSON
JOHN D
SCHWERMER
HARTMUT R
FLOAT
GREGORY D
KELLEY
RICHARD A
CHISHOLM
DOUGLAS R
LIU
ROY Y
PERKINS, JR.
CHARLES B
description In a data processing system, an input output bus unit (IOBU) is connected one end of an input output interface controller (IOIC) via an asynchronous bus. The other end of the IOIC is connected to a storage controller (SC) and an input output interface unit (IOIU) via a synchronous bus. The SC and IOIU are connected to a memory unit and an instruction processing unit. The asynchronous bus, which is comprised of three sub-buses and a control bus, conducts signals between the IOIC and an IOBU in an asynchronous handshaking manner. The synchronous bus, which is comprised of two sub-buses and a control bus, conducts signals between the IOIC and the SC/IOIU in an synchronous manner. The IOIC, interconnected between the synchronous bus and asynchronous bus, functions as a buffer between the faster synchronous bus and the slower asynchronous bus. Various operations are performed between an IOBU and the memory unit via the asynchronous bus, IOIC, synchronous bus, message acceptance operation.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5276814A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5276814A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5276814A3</originalsourceid><addsrcrecordid>eNqFyz0KwkAQhuE0FqKewbmAhf-2IoqNlVqHSTJrFsxM3Jk1eAnPbAJWNlYvfDxfP3mfyEopwEkAC8jqKATPN_DcThWaF4aMrCFiqNAzqEkgQC5aUkcDidYliwqRvSk8PQKC0iMS5wTiAPXFeRmEpUUd7N7WCPzspMOk5_CuNPp2kIwP-8vuOKFaUtIac2Ky9HpeztarzXSxnf8XH0UMTvA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for transferring information between main store and input output bus units via a sequence of asynchronous bus and two synchronous buses</title><source>esp@cenet</source><creator>BOURKE; DONALL G ; MALMQUIST; CARL A ; NELSON; JOHN M ; PLACE; RICHARD L ; WILSON; JOHN D ; SCHWERMER; HARTMUT R ; FLOAT; GREGORY D ; KELLEY; RICHARD A ; CHISHOLM; DOUGLAS R ; LIU; ROY Y ; PERKINS, JR.; CHARLES B</creator><creatorcontrib>BOURKE; DONALL G ; MALMQUIST; CARL A ; NELSON; JOHN M ; PLACE; RICHARD L ; WILSON; JOHN D ; SCHWERMER; HARTMUT R ; FLOAT; GREGORY D ; KELLEY; RICHARD A ; CHISHOLM; DOUGLAS R ; LIU; ROY Y ; PERKINS, JR.; CHARLES B</creatorcontrib><description>In a data processing system, an input output bus unit (IOBU) is connected one end of an input output interface controller (IOIC) via an asynchronous bus. The other end of the IOIC is connected to a storage controller (SC) and an input output interface unit (IOIU) via a synchronous bus. The SC and IOIU are connected to a memory unit and an instruction processing unit. The asynchronous bus, which is comprised of three sub-buses and a control bus, conducts signals between the IOIC and an IOBU in an asynchronous handshaking manner. The synchronous bus, which is comprised of two sub-buses and a control bus, conducts signals between the IOIC and the SC/IOIU in an synchronous manner. The IOIC, interconnected between the synchronous bus and asynchronous bus, functions as a buffer between the faster synchronous bus and the slower asynchronous bus. Various operations are performed between an IOBU and the memory unit via the asynchronous bus, IOIC, synchronous bus, message acceptance operation.</description><edition>5</edition><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1994</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19940104&amp;DB=EPODOC&amp;CC=US&amp;NR=5276814A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19940104&amp;DB=EPODOC&amp;CC=US&amp;NR=5276814A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BOURKE; DONALL G</creatorcontrib><creatorcontrib>MALMQUIST; CARL A</creatorcontrib><creatorcontrib>NELSON; JOHN M</creatorcontrib><creatorcontrib>PLACE; RICHARD L</creatorcontrib><creatorcontrib>WILSON; JOHN D</creatorcontrib><creatorcontrib>SCHWERMER; HARTMUT R</creatorcontrib><creatorcontrib>FLOAT; GREGORY D</creatorcontrib><creatorcontrib>KELLEY; RICHARD A</creatorcontrib><creatorcontrib>CHISHOLM; DOUGLAS R</creatorcontrib><creatorcontrib>LIU; ROY Y</creatorcontrib><creatorcontrib>PERKINS, JR.; CHARLES B</creatorcontrib><title>Method for transferring information between main store and input output bus units via a sequence of asynchronous bus and two synchronous buses</title><description>In a data processing system, an input output bus unit (IOBU) is connected one end of an input output interface controller (IOIC) via an asynchronous bus. The other end of the IOIC is connected to a storage controller (SC) and an input output interface unit (IOIU) via a synchronous bus. The SC and IOIU are connected to a memory unit and an instruction processing unit. The asynchronous bus, which is comprised of three sub-buses and a control bus, conducts signals between the IOIC and an IOBU in an asynchronous handshaking manner. The synchronous bus, which is comprised of two sub-buses and a control bus, conducts signals between the IOIC and the SC/IOIU in an synchronous manner. The IOIC, interconnected between the synchronous bus and asynchronous bus, functions as a buffer between the faster synchronous bus and the slower asynchronous bus. Various operations are performed between an IOBU and the memory unit via the asynchronous bus, IOIC, synchronous bus, message acceptance operation.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1994</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFyz0KwkAQhuE0FqKewbmAhf-2IoqNlVqHSTJrFsxM3Jk1eAnPbAJWNlYvfDxfP3mfyEopwEkAC8jqKATPN_DcThWaF4aMrCFiqNAzqEkgQC5aUkcDidYliwqRvSk8PQKC0iMS5wTiAPXFeRmEpUUd7N7WCPzspMOk5_CuNPp2kIwP-8vuOKFaUtIac2Ky9HpeztarzXSxnf8XH0UMTvA</recordid><startdate>19940104</startdate><enddate>19940104</enddate><creator>BOURKE; DONALL G</creator><creator>MALMQUIST; CARL A</creator><creator>NELSON; JOHN M</creator><creator>PLACE; RICHARD L</creator><creator>WILSON; JOHN D</creator><creator>SCHWERMER; HARTMUT R</creator><creator>FLOAT; GREGORY D</creator><creator>KELLEY; RICHARD A</creator><creator>CHISHOLM; DOUGLAS R</creator><creator>LIU; ROY Y</creator><creator>PERKINS, JR.; CHARLES B</creator><scope>EVB</scope></search><sort><creationdate>19940104</creationdate><title>Method for transferring information between main store and input output bus units via a sequence of asynchronous bus and two synchronous buses</title><author>BOURKE; DONALL G ; MALMQUIST; CARL A ; NELSON; JOHN M ; PLACE; RICHARD L ; WILSON; JOHN D ; SCHWERMER; HARTMUT R ; FLOAT; GREGORY D ; KELLEY; RICHARD A ; CHISHOLM; DOUGLAS R ; LIU; ROY Y ; PERKINS, JR.; CHARLES B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5276814A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1994</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>BOURKE; DONALL G</creatorcontrib><creatorcontrib>MALMQUIST; CARL A</creatorcontrib><creatorcontrib>NELSON; JOHN M</creatorcontrib><creatorcontrib>PLACE; RICHARD L</creatorcontrib><creatorcontrib>WILSON; JOHN D</creatorcontrib><creatorcontrib>SCHWERMER; HARTMUT R</creatorcontrib><creatorcontrib>FLOAT; GREGORY D</creatorcontrib><creatorcontrib>KELLEY; RICHARD A</creatorcontrib><creatorcontrib>CHISHOLM; DOUGLAS R</creatorcontrib><creatorcontrib>LIU; ROY Y</creatorcontrib><creatorcontrib>PERKINS, JR.; CHARLES B</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BOURKE; DONALL G</au><au>MALMQUIST; CARL A</au><au>NELSON; JOHN M</au><au>PLACE; RICHARD L</au><au>WILSON; JOHN D</au><au>SCHWERMER; HARTMUT R</au><au>FLOAT; GREGORY D</au><au>KELLEY; RICHARD A</au><au>CHISHOLM; DOUGLAS R</au><au>LIU; ROY Y</au><au>PERKINS, JR.; CHARLES B</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for transferring information between main store and input output bus units via a sequence of asynchronous bus and two synchronous buses</title><date>1994-01-04</date><risdate>1994</risdate><abstract>In a data processing system, an input output bus unit (IOBU) is connected one end of an input output interface controller (IOIC) via an asynchronous bus. The other end of the IOIC is connected to a storage controller (SC) and an input output interface unit (IOIU) via a synchronous bus. The SC and IOIU are connected to a memory unit and an instruction processing unit. The asynchronous bus, which is comprised of three sub-buses and a control bus, conducts signals between the IOIC and an IOBU in an asynchronous handshaking manner. The synchronous bus, which is comprised of two sub-buses and a control bus, conducts signals between the IOIC and the SC/IOIU in an synchronous manner. The IOIC, interconnected between the synchronous bus and asynchronous bus, functions as a buffer between the faster synchronous bus and the slower asynchronous bus. Various operations are performed between an IOBU and the memory unit via the asynchronous bus, IOIC, synchronous bus, message acceptance operation.</abstract><edition>5</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5276814A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Method for transferring information between main store and input output bus units via a sequence of asynchronous bus and two synchronous buses
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T17%3A51%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BOURKE;%20DONALL%20G&rft.date=1994-01-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5276814A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true