Three metal personalization of application specific monolithic microwave integrated circuit

A (GaAs-resident) application specific monolithic microwave integrated circuit (ASMMIC) is fabricated through the use of footprints that include a portion of the metallization through which the circuit components within the wafer are to be interconnected. The metallization is a three layers structur...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MCINTYRE, DAVID G, LEMNIOS, ZACHARY J, LAU, CHUNG-LIM, WILLIAMS, DENNIS A
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MCINTYRE
DAVID G
LEMNIOS
ZACHARY J
LAU
CHUNG-LIM
WILLIAMS
DENNIS A
description A (GaAs-resident) application specific monolithic microwave integrated circuit (ASMMIC) is fabricated through the use of footprints that include a portion of the metallization through which the circuit components within the wafer are to be interconnected. The metallization is a three layers structure, the first two layers of which include strategically arranged reactance circuit components (MIM) capacitors. A first of the three metal layers is formed on a first surface of the substrate which contains a plurality of semiconductor device regions and conductive material for ohmic contact to the regions, so that portions of the first metal layer are in ohmic contact with the conductive material. The first metal layer provides the bottom plate of the MIM capacitors. A dielectric layer, which serves as the dielectric insulator of the MIM capacitors, is formed on second portions of the first metal layer. A second, intermediate metal layer is selectively formed on the second portions of the first metal layer, to provide top plate segments of MIM capacitors. Personalization of the footprint is effected by an air bridge metal layer interconnecting the first and second metal layers and thereby semiconductor device regions of the semiconductor structure with capacitive reactance elements formed by the first and second metal layers.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5162258A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5162258A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5162258A3</originalsourceid><addsrcrecordid>eNqFijEKAkEMAK-xEPUN5gMWnpzYiij2npXFEWLWC-xtwm5U8PUi2lvNDMy4urR9ZoaBHSMY56IJo7zQRRNoADSLQt8sxiRBCAZNGsX7jwplfeKDQZLzLaPzFUgy3cWn1ShgLDz7cVLND_t2d1ywacfFkDixd-dTs1zXdbPZrv4fbxt5O_8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Three metal personalization of application specific monolithic microwave integrated circuit</title><source>esp@cenet</source><creator>MCINTYRE; DAVID G ; LEMNIOS; ZACHARY J ; LAU; CHUNG-LIM ; WILLIAMS; DENNIS A</creator><creatorcontrib>MCINTYRE; DAVID G ; LEMNIOS; ZACHARY J ; LAU; CHUNG-LIM ; WILLIAMS; DENNIS A</creatorcontrib><description>A (GaAs-resident) application specific monolithic microwave integrated circuit (ASMMIC) is fabricated through the use of footprints that include a portion of the metallization through which the circuit components within the wafer are to be interconnected. The metallization is a three layers structure, the first two layers of which include strategically arranged reactance circuit components (MIM) capacitors. A first of the three metal layers is formed on a first surface of the substrate which contains a plurality of semiconductor device regions and conductive material for ohmic contact to the regions, so that portions of the first metal layer are in ohmic contact with the conductive material. The first metal layer provides the bottom plate of the MIM capacitors. A dielectric layer, which serves as the dielectric insulator of the MIM capacitors, is formed on second portions of the first metal layer. A second, intermediate metal layer is selectively formed on the second portions of the first metal layer, to provide top plate segments of MIM capacitors. Personalization of the footprint is effected by an air bridge metal layer interconnecting the first and second metal layers and thereby semiconductor device regions of the semiconductor structure with capacitive reactance elements formed by the first and second metal layers.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1992</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19921110&amp;DB=EPODOC&amp;CC=US&amp;NR=5162258A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25551,76302</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19921110&amp;DB=EPODOC&amp;CC=US&amp;NR=5162258A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MCINTYRE; DAVID G</creatorcontrib><creatorcontrib>LEMNIOS; ZACHARY J</creatorcontrib><creatorcontrib>LAU; CHUNG-LIM</creatorcontrib><creatorcontrib>WILLIAMS; DENNIS A</creatorcontrib><title>Three metal personalization of application specific monolithic microwave integrated circuit</title><description>A (GaAs-resident) application specific monolithic microwave integrated circuit (ASMMIC) is fabricated through the use of footprints that include a portion of the metallization through which the circuit components within the wafer are to be interconnected. The metallization is a three layers structure, the first two layers of which include strategically arranged reactance circuit components (MIM) capacitors. A first of the three metal layers is formed on a first surface of the substrate which contains a plurality of semiconductor device regions and conductive material for ohmic contact to the regions, so that portions of the first metal layer are in ohmic contact with the conductive material. The first metal layer provides the bottom plate of the MIM capacitors. A dielectric layer, which serves as the dielectric insulator of the MIM capacitors, is formed on second portions of the first metal layer. A second, intermediate metal layer is selectively formed on the second portions of the first metal layer, to provide top plate segments of MIM capacitors. Personalization of the footprint is effected by an air bridge metal layer interconnecting the first and second metal layers and thereby semiconductor device regions of the semiconductor structure with capacitive reactance elements formed by the first and second metal layers.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1992</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFijEKAkEMAK-xEPUN5gMWnpzYiij2npXFEWLWC-xtwm5U8PUi2lvNDMy4urR9ZoaBHSMY56IJo7zQRRNoADSLQt8sxiRBCAZNGsX7jwplfeKDQZLzLaPzFUgy3cWn1ShgLDz7cVLND_t2d1ywacfFkDixd-dTs1zXdbPZrv4fbxt5O_8</recordid><startdate>19921110</startdate><enddate>19921110</enddate><creator>MCINTYRE; DAVID G</creator><creator>LEMNIOS; ZACHARY J</creator><creator>LAU; CHUNG-LIM</creator><creator>WILLIAMS; DENNIS A</creator><scope>EVB</scope></search><sort><creationdate>19921110</creationdate><title>Three metal personalization of application specific monolithic microwave integrated circuit</title><author>MCINTYRE; DAVID G ; LEMNIOS; ZACHARY J ; LAU; CHUNG-LIM ; WILLIAMS; DENNIS A</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5162258A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1992</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MCINTYRE; DAVID G</creatorcontrib><creatorcontrib>LEMNIOS; ZACHARY J</creatorcontrib><creatorcontrib>LAU; CHUNG-LIM</creatorcontrib><creatorcontrib>WILLIAMS; DENNIS A</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MCINTYRE; DAVID G</au><au>LEMNIOS; ZACHARY J</au><au>LAU; CHUNG-LIM</au><au>WILLIAMS; DENNIS A</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Three metal personalization of application specific monolithic microwave integrated circuit</title><date>1992-11-10</date><risdate>1992</risdate><abstract>A (GaAs-resident) application specific monolithic microwave integrated circuit (ASMMIC) is fabricated through the use of footprints that include a portion of the metallization through which the circuit components within the wafer are to be interconnected. The metallization is a three layers structure, the first two layers of which include strategically arranged reactance circuit components (MIM) capacitors. A first of the three metal layers is formed on a first surface of the substrate which contains a plurality of semiconductor device regions and conductive material for ohmic contact to the regions, so that portions of the first metal layer are in ohmic contact with the conductive material. The first metal layer provides the bottom plate of the MIM capacitors. A dielectric layer, which serves as the dielectric insulator of the MIM capacitors, is formed on second portions of the first metal layer. A second, intermediate metal layer is selectively formed on the second portions of the first metal layer, to provide top plate segments of MIM capacitors. Personalization of the footprint is effected by an air bridge metal layer interconnecting the first and second metal layers and thereby semiconductor device regions of the semiconductor structure with capacitive reactance elements formed by the first and second metal layers.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US5162258A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Three metal personalization of application specific monolithic microwave integrated circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-15T22%3A49%3A08IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MCINTYRE;%20DAVID%20G&rft.date=1992-11-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5162258A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true