NEUROCOMPUTER WITH ANALOG SIGNAL BUS
Time sharing log input signals and weight data, which are inputted sequentially via analog signal buses, are subjected to sum/product operation. An analog neuron processor (ANP) outputs a signal to the analog signal buses through a non-linear circuit. The neutral network is controlled by reading req...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , , , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SUGIURA YOSHIHIDE MATSUDA TOSHIHARU ENDO HIDEICHI TSUCHIYA CHIKARA YOSHIZAWA HIDEKI TSUZUKI HIROYUKI ISHIKAWA KATSUYA IWAMOTO HIROMU ASAKAWA KAZUO KAWASAKI TAKASHI ICIKI HIROKI KATO HIDEKI |
| description | Time sharing log input signals and weight data, which are inputted sequentially via analog signal buses, are subjected to sum/product operation. An analog neuron processor (ANP) outputs a signal to the analog signal buses through a non-linear circuit. The neutral network is controlled by reading required data from a control- pattern memory and required weight data from a weight memory under the control of a microsequencer, to obtain a practically operable neurocomputer. In this neurocomputer, a number of ANPs are connected by one analog bus. This enables the number of wires in the neutral network to be reduced greatly and the scale of the circuit to be minimised. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US5131072A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US5131072A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US5131072A3</originalsourceid><addsrcrecordid>eNrjZFDxcw0N8nf29w0IDXENUgj3DPFQcPRz9PF3Vwj2dAcyFJxCg3kYWNMSc4pTeaE0N4O8m2uIs4duakF-fGpxQWJyal5qSXxosKmhsaGBuZGjMWEVAAvPImk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NEUROCOMPUTER WITH ANALOG SIGNAL BUS</title><source>esp@cenet</source><creator>SUGIURA; YOSHIHIDE ; MATSUDA; TOSHIHARU ; ENDO; HIDEICHI ; TSUCHIYA; CHIKARA ; YOSHIZAWA; HIDEKI ; TSUZUKI; HIROYUKI ; ISHIKAWA; KATSUYA ; IWAMOTO; HIROMU ; ASAKAWA; KAZUO ; KAWASAKI; TAKASHI ; ICIKI; HIROKI ; KATO; HIDEKI</creator><creatorcontrib>SUGIURA; YOSHIHIDE ; MATSUDA; TOSHIHARU ; ENDO; HIDEICHI ; TSUCHIYA; CHIKARA ; YOSHIZAWA; HIDEKI ; TSUZUKI; HIROYUKI ; ISHIKAWA; KATSUYA ; IWAMOTO; HIROMU ; ASAKAWA; KAZUO ; KAWASAKI; TAKASHI ; ICIKI; HIROKI ; KATO; HIDEKI</creatorcontrib><description>Time sharing log input signals and weight data, which are inputted sequentially via analog signal buses, are subjected to sum/product operation. An analog neuron processor (ANP) outputs a signal to the analog signal buses through a non-linear circuit. The neutral network is controlled by reading required data from a control- pattern memory and required weight data from a weight memory under the control of a microsequencer, to obtain a practically operable neurocomputer. In this neurocomputer, a number of ANPs are connected by one analog bus. This enables the number of wires in the neutral network to be reduced greatly and the scale of the circuit to be minimised.</description><language>eng</language><subject>ANALOGUE COMPUTERS ; CALCULATING ; COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS ; COMPUTING ; COUNTING ; PHYSICS</subject><creationdate>1992</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19920714&DB=EPODOC&CC=US&NR=5131072A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19920714&DB=EPODOC&CC=US&NR=5131072A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SUGIURA; YOSHIHIDE</creatorcontrib><creatorcontrib>MATSUDA; TOSHIHARU</creatorcontrib><creatorcontrib>ENDO; HIDEICHI</creatorcontrib><creatorcontrib>TSUCHIYA; CHIKARA</creatorcontrib><creatorcontrib>YOSHIZAWA; HIDEKI</creatorcontrib><creatorcontrib>TSUZUKI; HIROYUKI</creatorcontrib><creatorcontrib>ISHIKAWA; KATSUYA</creatorcontrib><creatorcontrib>IWAMOTO; HIROMU</creatorcontrib><creatorcontrib>ASAKAWA; KAZUO</creatorcontrib><creatorcontrib>KAWASAKI; TAKASHI</creatorcontrib><creatorcontrib>ICIKI; HIROKI</creatorcontrib><creatorcontrib>KATO; HIDEKI</creatorcontrib><title>NEUROCOMPUTER WITH ANALOG SIGNAL BUS</title><description>Time sharing log input signals and weight data, which are inputted sequentially via analog signal buses, are subjected to sum/product operation. An analog neuron processor (ANP) outputs a signal to the analog signal buses through a non-linear circuit. The neutral network is controlled by reading required data from a control- pattern memory and required weight data from a weight memory under the control of a microsequencer, to obtain a practically operable neurocomputer. In this neurocomputer, a number of ANPs are connected by one analog bus. This enables the number of wires in the neutral network to be reduced greatly and the scale of the circuit to be minimised.</description><subject>ANALOGUE COMPUTERS</subject><subject>CALCULATING</subject><subject>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1992</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDxcw0N8nf29w0IDXENUgj3DPFQcPRz9PF3Vwj2dAcyFJxCg3kYWNMSc4pTeaE0N4O8m2uIs4duakF-fGpxQWJyal5qSXxosKmhsaGBuZGjMWEVAAvPImk</recordid><startdate>19920714</startdate><enddate>19920714</enddate><creator>SUGIURA; YOSHIHIDE</creator><creator>MATSUDA; TOSHIHARU</creator><creator>ENDO; HIDEICHI</creator><creator>TSUCHIYA; CHIKARA</creator><creator>YOSHIZAWA; HIDEKI</creator><creator>TSUZUKI; HIROYUKI</creator><creator>ISHIKAWA; KATSUYA</creator><creator>IWAMOTO; HIROMU</creator><creator>ASAKAWA; KAZUO</creator><creator>KAWASAKI; TAKASHI</creator><creator>ICIKI; HIROKI</creator><creator>KATO; HIDEKI</creator><scope>EVB</scope></search><sort><creationdate>19920714</creationdate><title>NEUROCOMPUTER WITH ANALOG SIGNAL BUS</title><author>SUGIURA; YOSHIHIDE ; MATSUDA; TOSHIHARU ; ENDO; HIDEICHI ; TSUCHIYA; CHIKARA ; YOSHIZAWA; HIDEKI ; TSUZUKI; HIROYUKI ; ISHIKAWA; KATSUYA ; IWAMOTO; HIROMU ; ASAKAWA; KAZUO ; KAWASAKI; TAKASHI ; ICIKI; HIROKI ; KATO; HIDEKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US5131072A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1992</creationdate><topic>ANALOGUE COMPUTERS</topic><topic>CALCULATING</topic><topic>COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SUGIURA; YOSHIHIDE</creatorcontrib><creatorcontrib>MATSUDA; TOSHIHARU</creatorcontrib><creatorcontrib>ENDO; HIDEICHI</creatorcontrib><creatorcontrib>TSUCHIYA; CHIKARA</creatorcontrib><creatorcontrib>YOSHIZAWA; HIDEKI</creatorcontrib><creatorcontrib>TSUZUKI; HIROYUKI</creatorcontrib><creatorcontrib>ISHIKAWA; KATSUYA</creatorcontrib><creatorcontrib>IWAMOTO; HIROMU</creatorcontrib><creatorcontrib>ASAKAWA; KAZUO</creatorcontrib><creatorcontrib>KAWASAKI; TAKASHI</creatorcontrib><creatorcontrib>ICIKI; HIROKI</creatorcontrib><creatorcontrib>KATO; HIDEKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SUGIURA; YOSHIHIDE</au><au>MATSUDA; TOSHIHARU</au><au>ENDO; HIDEICHI</au><au>TSUCHIYA; CHIKARA</au><au>YOSHIZAWA; HIDEKI</au><au>TSUZUKI; HIROYUKI</au><au>ISHIKAWA; KATSUYA</au><au>IWAMOTO; HIROMU</au><au>ASAKAWA; KAZUO</au><au>KAWASAKI; TAKASHI</au><au>ICIKI; HIROKI</au><au>KATO; HIDEKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NEUROCOMPUTER WITH ANALOG SIGNAL BUS</title><date>1992-07-14</date><risdate>1992</risdate><abstract>Time sharing log input signals and weight data, which are inputted sequentially via analog signal buses, are subjected to sum/product operation. An analog neuron processor (ANP) outputs a signal to the analog signal buses through a non-linear circuit. The neutral network is controlled by reading required data from a control- pattern memory and required weight data from a weight memory under the control of a microsequencer, to obtain a practically operable neurocomputer. In this neurocomputer, a number of ANPs are connected by one analog bus. This enables the number of wires in the neutral network to be reduced greatly and the scale of the circuit to be minimised.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US5131072A |
| source | esp@cenet |
| subjects | ANALOGUE COMPUTERS CALCULATING COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS COMPUTING COUNTING PHYSICS |
| title | NEUROCOMPUTER WITH ANALOG SIGNAL BUS |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-14T03%3A25%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SUGIURA;%20YOSHIHIDE&rft.date=1992-07-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS5131072A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |