Low stress mounting of integrated optic chips
An integrated optic IO device chip with anisotropic thermal expansion properties is packaged in a material enclosure by first bonding the chip to a substrate having anisotropic thermal expansion properties substantially equivalent to those of the IO device and substrate thickness substantially great...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LOPICCOLO MARIO T SWARTS RICHARD E FOURNIER JOSEPH T |
description | An integrated optic IO device chip with anisotropic thermal expansion properties is packaged in a material enclosure by first bonding the chip to a substrate having anisotropic thermal expansion properties substantially equivalent to those of the IO device and substrate thickness substantially greater than that of the IO device, and bonding the substrate to the enclosure. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US4750800A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US4750800A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US4750800A3</originalsourceid><addsrcrecordid>eNrjZND1yS9XKC4pSi0uVsjNL80rycxLV8hPU8jMK0lNL0osSU1RyC8oyUxWSM7ILCjmYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxocEm5qYGFgYGjsaEVQAAOoAppw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Low stress mounting of integrated optic chips</title><source>esp@cenet</source><creator>LOPICCOLO; MARIO T ; SWARTS; RICHARD E ; FOURNIER; JOSEPH T</creator><creatorcontrib>LOPICCOLO; MARIO T ; SWARTS; RICHARD E ; FOURNIER; JOSEPH T</creatorcontrib><description>An integrated optic IO device chip with anisotropic thermal expansion properties is packaged in a material enclosure by first bonding the chip to a substrate having anisotropic thermal expansion properties substantially equivalent to those of the IO device and substrate thickness substantially greater than that of the IO device, and bonding the substrate to the enclosure.</description><edition>4</edition><language>eng</language><subject>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS ; OPTICS ; PHYSICS</subject><creationdate>1988</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19880614&DB=EPODOC&CC=US&NR=4750800A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19880614&DB=EPODOC&CC=US&NR=4750800A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LOPICCOLO; MARIO T</creatorcontrib><creatorcontrib>SWARTS; RICHARD E</creatorcontrib><creatorcontrib>FOURNIER; JOSEPH T</creatorcontrib><title>Low stress mounting of integrated optic chips</title><description>An integrated optic IO device chip with anisotropic thermal expansion properties is packaged in a material enclosure by first bonding the chip to a substrate having anisotropic thermal expansion properties substantially equivalent to those of the IO device and substrate thickness substantially greater than that of the IO device, and bonding the substrate to the enclosure.</description><subject>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS</subject><subject>OPTICS</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1988</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZND1yS9XKC4pSi0uVsjNL80rycxLV8hPU8jMK0lNL0osSU1RyC8oyUxWSM7ILCjmYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxocEm5qYGFgYGjsaEVQAAOoAppw</recordid><startdate>19880614</startdate><enddate>19880614</enddate><creator>LOPICCOLO; MARIO T</creator><creator>SWARTS; RICHARD E</creator><creator>FOURNIER; JOSEPH T</creator><scope>EVB</scope></search><sort><creationdate>19880614</creationdate><title>Low stress mounting of integrated optic chips</title><author>LOPICCOLO; MARIO T ; SWARTS; RICHARD E ; FOURNIER; JOSEPH T</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US4750800A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1988</creationdate><topic>OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS</topic><topic>OPTICS</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>LOPICCOLO; MARIO T</creatorcontrib><creatorcontrib>SWARTS; RICHARD E</creatorcontrib><creatorcontrib>FOURNIER; JOSEPH T</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LOPICCOLO; MARIO T</au><au>SWARTS; RICHARD E</au><au>FOURNIER; JOSEPH T</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Low stress mounting of integrated optic chips</title><date>1988-06-14</date><risdate>1988</risdate><abstract>An integrated optic IO device chip with anisotropic thermal expansion properties is packaged in a material enclosure by first bonding the chip to a substrate having anisotropic thermal expansion properties substantially equivalent to those of the IO device and substrate thickness substantially greater than that of the IO device, and bonding the substrate to the enclosure.</abstract><edition>4</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US4750800A |
source | esp@cenet |
subjects | OPTICAL ELEMENTS, SYSTEMS, OR APPARATUS OPTICS PHYSICS |
title | Low stress mounting of integrated optic chips |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-04T00%3A27%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LOPICCOLO;%20MARIO%20T&rft.date=1988-06-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS4750800A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |