Method of fabricating polycrystalline silicon resistors in integrated circuit structures using outdiffusion

A process of fabricating a polycrystalline silicon resistor on a semiconductor structure is disclosed. According to the process insulating material is fabricated over selected regions of the semiconductor structure 10, and selected impurity 18 introduced into the insulating material, typically in co...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SU, KEN K. Y, SETO, JOHN Y. W
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SU
KEN K. Y
SETO
JOHN Y. W
description A process of fabricating a polycrystalline silicon resistor on a semiconductor structure is disclosed. According to the process insulating material is fabricated over selected regions of the semiconductor structure 10, and selected impurity 18 introduced into the insulating material, typically in conjunction with other process operations useful in fabricating semiconductor structures. Undoped regions of polycrystalline silicon 21 are then formed on the surface of the insulating material 15 and the entire structure is treated to cause the dopant in the insulating material 15 to out diffuse into the undoped polycrystalline silicon to thereby create resistors. The treating operation is typically the heat treatment performed in conjunction with other process operations in the fabrication of integrated circuits. In one embodiment the introduction of impurities into the insulating material places the impurities at a depth such that no out diffusion will occur at the selected process parameters except where the field oxide has been selectively thinned using an etching or other known process.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US4502894A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US4502894A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US4502894A3</originalsourceid><addsrcrecordid>eNqFjDEKAkEMRbexEPUM5gKC6Apaiig2Vmq9jNnMGhwmS5IpvL0r2AsfHg8ef1y9LuRPaUEixPBQxuCcO-glvVHf5iElzgTGiVEyKBmbixpwHubUaXBqAVmxsIO5FvQyZFDseyTFW45xEMnTahRDMpr9OKnmp-PtcF5QLw1ZH5AyeXO_1pvlarur9-v_xQfJ0kKz</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of fabricating polycrystalline silicon resistors in integrated circuit structures using outdiffusion</title><source>esp@cenet</source><creator>SU; KEN K. Y ; SETO; JOHN Y. W</creator><creatorcontrib>SU; KEN K. Y ; SETO; JOHN Y. W</creatorcontrib><description>A process of fabricating a polycrystalline silicon resistor on a semiconductor structure is disclosed. According to the process insulating material is fabricated over selected regions of the semiconductor structure 10, and selected impurity 18 introduced into the insulating material, typically in conjunction with other process operations useful in fabricating semiconductor structures. Undoped regions of polycrystalline silicon 21 are then formed on the surface of the insulating material 15 and the entire structure is treated to cause the dopant in the insulating material 15 to out diffuse into the undoped polycrystalline silicon to thereby create resistors. The treating operation is typically the heat treatment performed in conjunction with other process operations in the fabrication of integrated circuits. In one embodiment the introduction of impurities into the insulating material places the impurities at a depth such that no out diffusion will occur at the selected process parameters except where the field oxide has been selectively thinned using an etching or other known process.</description><edition>3</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1985</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850305&amp;DB=EPODOC&amp;CC=US&amp;NR=4502894A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25544,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850305&amp;DB=EPODOC&amp;CC=US&amp;NR=4502894A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SU; KEN K. Y</creatorcontrib><creatorcontrib>SETO; JOHN Y. W</creatorcontrib><title>Method of fabricating polycrystalline silicon resistors in integrated circuit structures using outdiffusion</title><description>A process of fabricating a polycrystalline silicon resistor on a semiconductor structure is disclosed. According to the process insulating material is fabricated over selected regions of the semiconductor structure 10, and selected impurity 18 introduced into the insulating material, typically in conjunction with other process operations useful in fabricating semiconductor structures. Undoped regions of polycrystalline silicon 21 are then formed on the surface of the insulating material 15 and the entire structure is treated to cause the dopant in the insulating material 15 to out diffuse into the undoped polycrystalline silicon to thereby create resistors. The treating operation is typically the heat treatment performed in conjunction with other process operations in the fabrication of integrated circuits. In one embodiment the introduction of impurities into the insulating material places the impurities at a depth such that no out diffusion will occur at the selected process parameters except where the field oxide has been selectively thinned using an etching or other known process.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1985</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFjDEKAkEMRbexEPUM5gKC6Apaiig2Vmq9jNnMGhwmS5IpvL0r2AsfHg8ef1y9LuRPaUEixPBQxuCcO-glvVHf5iElzgTGiVEyKBmbixpwHubUaXBqAVmxsIO5FvQyZFDseyTFW45xEMnTahRDMpr9OKnmp-PtcF5QLw1ZH5AyeXO_1pvlarur9-v_xQfJ0kKz</recordid><startdate>19850305</startdate><enddate>19850305</enddate><creator>SU; KEN K. Y</creator><creator>SETO; JOHN Y. W</creator><scope>EVB</scope></search><sort><creationdate>19850305</creationdate><title>Method of fabricating polycrystalline silicon resistors in integrated circuit structures using outdiffusion</title><author>SU; KEN K. Y ; SETO; JOHN Y. W</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US4502894A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1985</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SU; KEN K. Y</creatorcontrib><creatorcontrib>SETO; JOHN Y. W</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SU; KEN K. Y</au><au>SETO; JOHN Y. W</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of fabricating polycrystalline silicon resistors in integrated circuit structures using outdiffusion</title><date>1985-03-05</date><risdate>1985</risdate><abstract>A process of fabricating a polycrystalline silicon resistor on a semiconductor structure is disclosed. According to the process insulating material is fabricated over selected regions of the semiconductor structure 10, and selected impurity 18 introduced into the insulating material, typically in conjunction with other process operations useful in fabricating semiconductor structures. Undoped regions of polycrystalline silicon 21 are then formed on the surface of the insulating material 15 and the entire structure is treated to cause the dopant in the insulating material 15 to out diffuse into the undoped polycrystalline silicon to thereby create resistors. The treating operation is typically the heat treatment performed in conjunction with other process operations in the fabrication of integrated circuits. In one embodiment the introduction of impurities into the insulating material places the impurities at a depth such that no out diffusion will occur at the selected process parameters except where the field oxide has been selectively thinned using an etching or other known process.</abstract><edition>3</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US4502894A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method of fabricating polycrystalline silicon resistors in integrated circuit structures using outdiffusion
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-27T14%3A12%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SU;%20KEN%20K.%20Y&rft.date=1985-03-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS4502894A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true