Apparatus and method for providing byte and word compatible information transfers

A digital processor, memory or other digital information circuit can be made compatible in a computer system which includes both 8 or 16 bit digital users within the system. The 16 bit system and local buses are divided into an upper and lower half with each half having a separate upper and lower bu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KINNIE, D. CRAIG, BOBERG, RICHARD W
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KINNIE
D. CRAIG
BOBERG
RICHARD W
description A digital processor, memory or other digital information circuit can be made compatible in a computer system which includes both 8 or 16 bit digital users within the system. The 16 bit system and local buses are divided into an upper and lower half with each half having a separate upper and lower buffer circuit respectively. A swap byte buffer is provided for selectively coupling digital information on the upper half of the local bus to the lower half of the system bus. The lower, upper, and swap byte buffers are selectively enabled in response to a discrete command signal and in the case of memory transfers, to the least significant bit of the memory address.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US4447878A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US4447878A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US4447878A3</originalsourceid><addsrcrecordid>eNqFijEKwkAQANNYiPoG9wNWHiRtEMVW1Dpscnt6kNs99lbF3xvE3moYZubVqc0ZFe1RANlDIruLhyAKWeUZfeQb9G-jb32JehgkZbTYjwSRpzFNIgymyCWQlmU1CzgWWv24qNaH_WV33FCWjkrGgZisu56dc3VTN-32__EBOeY3tQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Apparatus and method for providing byte and word compatible information transfers</title><source>esp@cenet</source><creator>KINNIE; D. CRAIG ; BOBERG; RICHARD W</creator><creatorcontrib>KINNIE; D. CRAIG ; BOBERG; RICHARD W</creatorcontrib><description>A digital processor, memory or other digital information circuit can be made compatible in a computer system which includes both 8 or 16 bit digital users within the system. The 16 bit system and local buses are divided into an upper and lower half with each half having a separate upper and lower buffer circuit respectively. A swap byte buffer is provided for selectively coupling digital information on the upper half of the local bus to the lower half of the system bus. The lower, upper, and swap byte buffers are selectively enabled in response to a discrete command signal and in the case of memory transfers, to the least significant bit of the memory address.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1984</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19840508&amp;DB=EPODOC&amp;CC=US&amp;NR=4447878A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19840508&amp;DB=EPODOC&amp;CC=US&amp;NR=4447878A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KINNIE; D. CRAIG</creatorcontrib><creatorcontrib>BOBERG; RICHARD W</creatorcontrib><title>Apparatus and method for providing byte and word compatible information transfers</title><description>A digital processor, memory or other digital information circuit can be made compatible in a computer system which includes both 8 or 16 bit digital users within the system. The 16 bit system and local buses are divided into an upper and lower half with each half having a separate upper and lower buffer circuit respectively. A swap byte buffer is provided for selectively coupling digital information on the upper half of the local bus to the lower half of the system bus. The lower, upper, and swap byte buffers are selectively enabled in response to a discrete command signal and in the case of memory transfers, to the least significant bit of the memory address.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1984</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFijEKwkAQANNYiPoG9wNWHiRtEMVW1Dpscnt6kNs99lbF3xvE3moYZubVqc0ZFe1RANlDIruLhyAKWeUZfeQb9G-jb32JehgkZbTYjwSRpzFNIgymyCWQlmU1CzgWWv24qNaH_WV33FCWjkrGgZisu56dc3VTN-32__EBOeY3tQ</recordid><startdate>19840508</startdate><enddate>19840508</enddate><creator>KINNIE; D. CRAIG</creator><creator>BOBERG; RICHARD W</creator><scope>EVB</scope></search><sort><creationdate>19840508</creationdate><title>Apparatus and method for providing byte and word compatible information transfers</title><author>KINNIE; D. CRAIG ; BOBERG; RICHARD W</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US4447878A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1984</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KINNIE; D. CRAIG</creatorcontrib><creatorcontrib>BOBERG; RICHARD W</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KINNIE; D. CRAIG</au><au>BOBERG; RICHARD W</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Apparatus and method for providing byte and word compatible information transfers</title><date>1984-05-08</date><risdate>1984</risdate><abstract>A digital processor, memory or other digital information circuit can be made compatible in a computer system which includes both 8 or 16 bit digital users within the system. The 16 bit system and local buses are divided into an upper and lower half with each half having a separate upper and lower buffer circuit respectively. A swap byte buffer is provided for selectively coupling digital information on the upper half of the local bus to the lower half of the system bus. The lower, upper, and swap byte buffers are selectively enabled in response to a discrete command signal and in the case of memory transfers, to the least significant bit of the memory address.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US4447878A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title Apparatus and method for providing byte and word compatible information transfers
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-19T04%3A52%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KINNIE;%20D.%20CRAIG&rft.date=1984-05-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS4447878A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true