Fabrication of semiconductor devices having planar recessed oxide isolation region
In the fabrication of semiconductor integrated circuits which include recessed oxide isolation regions (29), formation of the undesired "bird's head" and "bird's beak" is avoided by reducing the rate of oxide growth from the sidewalls of isotropically etched recesses (2...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SHANKOFF THEODORE A KAHNG DAWON |
| description | In the fabrication of semiconductor integrated circuits which include recessed oxide isolation regions (29), formation of the undesired "bird's head" and "bird's beak" is avoided by reducing the rate of oxide growth from the sidewalls of isotropically etched recesses (22) while oxide is being grown from the bottoms of the recess regions. A silicon nitride mask (24) formed selectively on each of the sidewalls which has previously been coated with a thin silicon dioxide layer (23) reduces the rate of oxide growth therefrom, so that the oxidized recess regions have substantially planar surfaces after termination of the oxide growth. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US4271583A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US4271583A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US4271583A3</originalsourceid><addsrcrecordid>eNqFi70KAjEQBtNYiPoM7gtY6CnainhY-1Mfa_LduRCzIYmHj--B9lYDw8zYnGu-J7FcRANpSxlPsRrcyxZN5NCLRaYH9xI6ip4DJ0oYXIYjfYsDSVb__RO6AVMzatlnzH6cmHl9vB5OC0RtkCNbBJTmdlmvtsvNrtpX_4sPjl84EA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Fabrication of semiconductor devices having planar recessed oxide isolation region</title><source>esp@cenet</source><creator>SHANKOFF; THEODORE A ; KAHNG; DAWON</creator><creatorcontrib>SHANKOFF; THEODORE A ; KAHNG; DAWON</creatorcontrib><description>In the fabrication of semiconductor integrated circuits which include recessed oxide isolation regions (29), formation of the undesired "bird's head" and "bird's beak" is avoided by reducing the rate of oxide growth from the sidewalls of isotropically etched recesses (22) while oxide is being grown from the bottoms of the recess regions. A silicon nitride mask (24) formed selectively on each of the sidewalls which has previously been coated with a thin silicon dioxide layer (23) reduces the rate of oxide growth therefrom, so that the oxidized recess regions have substantially planar surfaces after termination of the oxide growth.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1981</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19810609&DB=EPODOC&CC=US&NR=4271583A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19810609&DB=EPODOC&CC=US&NR=4271583A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHANKOFF; THEODORE A</creatorcontrib><creatorcontrib>KAHNG; DAWON</creatorcontrib><title>Fabrication of semiconductor devices having planar recessed oxide isolation region</title><description>In the fabrication of semiconductor integrated circuits which include recessed oxide isolation regions (29), formation of the undesired "bird's head" and "bird's beak" is avoided by reducing the rate of oxide growth from the sidewalls of isotropically etched recesses (22) while oxide is being grown from the bottoms of the recess regions. A silicon nitride mask (24) formed selectively on each of the sidewalls which has previously been coated with a thin silicon dioxide layer (23) reduces the rate of oxide growth therefrom, so that the oxidized recess regions have substantially planar surfaces after termination of the oxide growth.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1981</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFi70KAjEQBtNYiPoM7gtY6CnainhY-1Mfa_LduRCzIYmHj--B9lYDw8zYnGu-J7FcRANpSxlPsRrcyxZN5NCLRaYH9xI6ip4DJ0oYXIYjfYsDSVb__RO6AVMzatlnzH6cmHl9vB5OC0RtkCNbBJTmdlmvtsvNrtpX_4sPjl84EA</recordid><startdate>19810609</startdate><enddate>19810609</enddate><creator>SHANKOFF; THEODORE A</creator><creator>KAHNG; DAWON</creator><scope>EVB</scope></search><sort><creationdate>19810609</creationdate><title>Fabrication of semiconductor devices having planar recessed oxide isolation region</title><author>SHANKOFF; THEODORE A ; KAHNG; DAWON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US4271583A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1981</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SHANKOFF; THEODORE A</creatorcontrib><creatorcontrib>KAHNG; DAWON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHANKOFF; THEODORE A</au><au>KAHNG; DAWON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Fabrication of semiconductor devices having planar recessed oxide isolation region</title><date>1981-06-09</date><risdate>1981</risdate><abstract>In the fabrication of semiconductor integrated circuits which include recessed oxide isolation regions (29), formation of the undesired "bird's head" and "bird's beak" is avoided by reducing the rate of oxide growth from the sidewalls of isotropically etched recesses (22) while oxide is being grown from the bottoms of the recess regions. A silicon nitride mask (24) formed selectively on each of the sidewalls which has previously been coated with a thin silicon dioxide layer (23) reduces the rate of oxide growth therefrom, so that the oxidized recess regions have substantially planar surfaces after termination of the oxide growth.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US4271583A |
| source | esp@cenet |
| subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
| title | Fabrication of semiconductor devices having planar recessed oxide isolation region |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-11T12%3A16%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHANKOFF;%20THEODORE%20A&rft.date=1981-06-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS4271583A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |