Pulse rejection and duration correction circuit

Pulse rejection and duration correction circuit

A circuit which is particularly adapted for reconstructing fixed time duration dialing pulses in a telephone communications system while rejecting spurious pulses of less than a selected pulse duration. The circuit utilizes two coupling networks having integrated outputs of opposite polarity which a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KAYALIOGLU, INANC, LEWANDOWSKI, TED J, ROMAN, VINCENT G
Format: Patent
Sprache:eng
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
SELECTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KAYALIOGLU
INANC
LEWANDOWSKI
TED J
ROMAN
VINCENT G
description A circuit which is particularly adapted for reconstructing fixed time duration dialing pulses in a telephone communications system while rejecting spurious pulses of less than a selected pulse duration. The circuit utilizes two coupling networks having integrated outputs of opposite polarity which are summed after passing through two separate switching amplifiers. The summed outputs are fed through a third switching amplifier having a hysteresis characteristic so that it switches only when both outputs have switched to the same polarity.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US4266099A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US4266099A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US4266099A3</originalsourceid><addsrcrecordid>eNrjZNAPKM0pTlUoSs1KTS7JzM9TSMxLUUgpLUoEc5Lzi4qg4smZRcmlmSU8DKxpiUAdvFCam0HezTXE2UM3tSA_PrW4IDE5NS-1JD402MTIzMzA0tLRmLAKALHJKrg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Pulse rejection and duration correction circuit</title><source>esp@cenet</source><creator>KAYALIOGLU; INANC ; LEWANDOWSKI; TED J ; ROMAN; VINCENT G</creator><creatorcontrib>KAYALIOGLU; INANC ; LEWANDOWSKI; TED J ; ROMAN; VINCENT G</creatorcontrib><description>A circuit which is particularly adapted for reconstructing fixed time duration dialing pulses in a telephone communications system while rejecting spurious pulses of less than a selected pulse duration. The circuit utilizes two coupling networks having integrated outputs of opposite polarity which are summed after passing through two separate switching amplifiers. The summed outputs are fed through a third switching amplifier having a hysteresis characteristic so that it switches only when both outputs have switched to the same polarity.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; SELECTING</subject><creationdate>1981</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19810505&amp;DB=EPODOC&amp;CC=US&amp;NR=4266099A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19810505&amp;DB=EPODOC&amp;CC=US&amp;NR=4266099A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KAYALIOGLU; INANC</creatorcontrib><creatorcontrib>LEWANDOWSKI; TED J</creatorcontrib><creatorcontrib>ROMAN; VINCENT G</creatorcontrib><title>Pulse rejection and duration correction circuit</title><description>A circuit which is particularly adapted for reconstructing fixed time duration dialing pulses in a telephone communications system while rejecting spurious pulses of less than a selected pulse duration. The circuit utilizes two coupling networks having integrated outputs of opposite polarity which are summed after passing through two separate switching amplifiers. The summed outputs are fed through a third switching amplifier having a hysteresis characteristic so that it switches only when both outputs have switched to the same polarity.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>SELECTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1981</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAPKM0pTlUoSs1KTS7JzM9TSMxLUUgpLUoEc5Lzi4qg4smZRcmlmSU8DKxpiUAdvFCam0HezTXE2UM3tSA_PrW4IDE5NS-1JD402MTIzMzA0tLRmLAKALHJKrg</recordid><startdate>19810505</startdate><enddate>19810505</enddate><creator>KAYALIOGLU; INANC</creator><creator>LEWANDOWSKI; TED J</creator><creator>ROMAN; VINCENT G</creator><scope>EVB</scope></search><sort><creationdate>19810505</creationdate><title>Pulse rejection and duration correction circuit</title><author>KAYALIOGLU; INANC ; LEWANDOWSKI; TED J ; ROMAN; VINCENT G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US4266099A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1981</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>SELECTING</topic><toplevel>online_resources</toplevel><creatorcontrib>KAYALIOGLU; INANC</creatorcontrib><creatorcontrib>LEWANDOWSKI; TED J</creatorcontrib><creatorcontrib>ROMAN; VINCENT G</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KAYALIOGLU; INANC</au><au>LEWANDOWSKI; TED J</au><au>ROMAN; VINCENT G</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Pulse rejection and duration correction circuit</title><date>1981-05-05</date><risdate>1981</risdate><abstract>A circuit which is particularly adapted for reconstructing fixed time duration dialing pulses in a telephone communications system while rejecting spurious pulses of less than a selected pulse duration. The circuit utilizes two coupling networks having integrated outputs of opposite polarity which are summed after passing through two separate switching amplifiers. The summed outputs are fed through a third switching amplifier having a hysteresis characteristic so that it switches only when both outputs have switched to the same polarity.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US4266099A
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
SELECTING
title Pulse rejection and duration correction circuit
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-02T11%3A54%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KAYALIOGLU;%20INANC&rft.date=1981-05-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS4266099A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true