Processor nucleus combined with nucleus time controlled external registers integrated with logic and arithmetic circuits shared between nucleus and I/O devices

Input/output registers integrated with logic and arithmetic circuits are combined externally of a processor nucleus having only storage registers, instruction decode logic, timing circuitry and arithmetic and logic unit for executing microinstructions whereby the use of the input/output registers is...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	HAJDU, JOHANN, REICHL, LEOPOLD, SONNTAG, GUENTHER, BLUM, ARNOLD, MOHR, CLAUS ERICH
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	HAJDU JOHANN REICHL LEOPOLD SONNTAG GUENTHER BLUM ARNOLD MOHR CLAUS ERICH
description	Input/output registers integrated with logic and arithmetic circuits are combined externally of a processor nucleus having only storage registers, instruction decode logic, timing circuitry and arithmetic and logic unit for executing microinstructions whereby the use of the input/output registers is determined by microprogram code and by time control to either selectively execute all adapter and interface communication and control functions for input and output devices or to selectively be switched into the data flow of the processor nucleus.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US4030076A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US4030076A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US4030076A3</originalsourceid><addsrcrecordid>eNqFjsGKAkEMROfiYVG_YfMD4oCiZxFFTwq6Z2l7yjHQ0y1JRv0bf9UWVq-ekkq9ovJTPLaSPFSTUGx9QKvkU3PkiIpubOfP1bhBtqJJCiGbuBskukCCmjXvShwNtTh7R0Oq2ZOLFTnJuoFl6Vl8y6akZyeZPMJuQPz0vPD1cEMVrpwf6xWdkwuK_v_sFr_LxX6-GuCSDtCL84iww99uXI7KcjqZjb4TT3RdVSQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Processor nucleus combined with nucleus time controlled external registers integrated with logic and arithmetic circuits shared between nucleus and I/O devices</title><source>esp@cenet</source><creator>HAJDU; JOHANN ; REICHL; LEOPOLD ; SONNTAG; GUENTHER ; BLUM; ARNOLD ; MOHR; CLAUS ERICH</creator><creatorcontrib>HAJDU; JOHANN ; REICHL; LEOPOLD ; SONNTAG; GUENTHER ; BLUM; ARNOLD ; MOHR; CLAUS ERICH</creatorcontrib><description>Input/output registers integrated with logic and arithmetic circuits are combined externally of a processor nucleus having only storage registers, instruction decode logic, timing circuitry and arithmetic and logic unit for executing microinstructions whereby the use of the input/output registers is determined by microprogram code and by time control to either selectively execute all adapter and interface communication and control functions for input and output devices or to selectively be switched into the data flow of the processor nucleus.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1977</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19770614&DB=EPODOC&CC=US&NR=4030076A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19770614&DB=EPODOC&CC=US&NR=4030076A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HAJDU; JOHANN</creatorcontrib><creatorcontrib>REICHL; LEOPOLD</creatorcontrib><creatorcontrib>SONNTAG; GUENTHER</creatorcontrib><creatorcontrib>BLUM; ARNOLD</creatorcontrib><creatorcontrib>MOHR; CLAUS ERICH</creatorcontrib><title>Processor nucleus combined with nucleus time controlled external registers integrated with logic and arithmetic circuits shared between nucleus and I/O devices</title><description>Input/output registers integrated with logic and arithmetic circuits are combined externally of a processor nucleus having only storage registers, instruction decode logic, timing circuitry and arithmetic and logic unit for executing microinstructions whereby the use of the input/output registers is determined by microprogram code and by time control to either selectively execute all adapter and interface communication and control functions for input and output devices or to selectively be switched into the data flow of the processor nucleus.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1977</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFjsGKAkEMROfiYVG_YfMD4oCiZxFFTwq6Z2l7yjHQ0y1JRv0bf9UWVq-ekkq9ovJTPLaSPFSTUGx9QKvkU3PkiIpubOfP1bhBtqJJCiGbuBskukCCmjXvShwNtTh7R0Oq2ZOLFTnJuoFl6Vl8y6akZyeZPMJuQPz0vPD1cEMVrpwf6xWdkwuK_v_sFr_LxX6-GuCSDtCL84iww99uXI7KcjqZjb4TT3RdVSQ</recordid><startdate>19770614</startdate><enddate>19770614</enddate><creator>HAJDU; JOHANN</creator><creator>REICHL; LEOPOLD</creator><creator>SONNTAG; GUENTHER</creator><creator>BLUM; ARNOLD</creator><creator>MOHR; CLAUS ERICH</creator><scope>EVB</scope></search><sort><creationdate>19770614</creationdate><title>Processor nucleus combined with nucleus time controlled external registers integrated with logic and arithmetic circuits shared between nucleus and I/O devices</title><author>HAJDU; JOHANN ; REICHL; LEOPOLD ; SONNTAG; GUENTHER ; BLUM; ARNOLD ; MOHR; CLAUS ERICH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US4030076A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1977</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>HAJDU; JOHANN</creatorcontrib><creatorcontrib>REICHL; LEOPOLD</creatorcontrib><creatorcontrib>SONNTAG; GUENTHER</creatorcontrib><creatorcontrib>BLUM; ARNOLD</creatorcontrib><creatorcontrib>MOHR; CLAUS ERICH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HAJDU; JOHANN</au><au>REICHL; LEOPOLD</au><au>SONNTAG; GUENTHER</au><au>BLUM; ARNOLD</au><au>MOHR; CLAUS ERICH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Processor nucleus combined with nucleus time controlled external registers integrated with logic and arithmetic circuits shared between nucleus and I/O devices</title><date>1977-06-14</date><risdate>1977</risdate><abstract>Input/output registers integrated with logic and arithmetic circuits are combined externally of a processor nucleus having only storage registers, instruction decode logic, timing circuitry and arithmetic and logic unit for executing microinstructions whereby the use of the input/output registers is determined by microprogram code and by time control to either selectively execute all adapter and interface communication and control functions for input and output devices or to selectively be switched into the data flow of the processor nucleus.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_US4030076A
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	Processor nucleus combined with nucleus time controlled external registers integrated with logic and arithmetic circuits shared between nucleus and I/O devices
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T17%3A30%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HAJDU;%20JOHANN&rft.date=1977-06-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS4030076A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true