Simplified method of transistor manufacture

An improved method for the manufacture of semiconductor devices which shortens the processing steps leading to metallization is disclosed. The present invention utilizes a controlled silicon etch process which allows emitters to be diffused into both the emitter and base sites. Undesired emitters ar...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HENDERSON, WILLIAM B
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HENDERSON
WILLIAM B
description An improved method for the manufacture of semiconductor devices which shortens the processing steps leading to metallization is disclosed. The present invention utilizes a controlled silicon etch process which allows emitters to be diffused into both the emitter and base sites. Undesired emitters are then removed from the base sites prior to metallization which enables the semiconductor devices to be manufactured in fewer numbers of steps than that required by the prior art processing techniques. The invented method for forming a contactual region in a semiconductor substrate having a planar base region comprising the steps of forming at least one opening through an insulating layer on the substrate. Next, an impurity is diffused into the substrate through the opening to form a base region. A passivating layer is then disposed over the insulating layer and the opening. A pattern is etched through the passivating layer so as to expose a selected area in the base region of the substrate. A second impurity is now diffused into the base region through the pattern forming the emitter regions. Finally, undesired emitters are removed, and the device is ready for metallization.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US3969165A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US3969165A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US3969165A3</originalsourceid><addsrcrecordid>eNrjZNAOzswtyMlMy0xNUchNLcnIT1HIT1MoKUrMK84sLskvUshNzCtNS0wuKS1K5WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBxpZmloZmpo7GhFUAAPmIKVo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Simplified method of transistor manufacture</title><source>esp@cenet</source><creator>HENDERSON; WILLIAM B</creator><creatorcontrib>HENDERSON; WILLIAM B</creatorcontrib><description>An improved method for the manufacture of semiconductor devices which shortens the processing steps leading to metallization is disclosed. The present invention utilizes a controlled silicon etch process which allows emitters to be diffused into both the emitter and base sites. Undesired emitters are then removed from the base sites prior to metallization which enables the semiconductor devices to be manufactured in fewer numbers of steps than that required by the prior art processing techniques. The invented method for forming a contactual region in a semiconductor substrate having a planar base region comprising the steps of forming at least one opening through an insulating layer on the substrate. Next, an impurity is diffused into the substrate through the opening to form a base region. A passivating layer is then disposed over the insulating layer and the opening. A pattern is etched through the passivating layer so as to expose a selected area in the base region of the substrate. A second impurity is now diffused into the base region through the pattern forming the emitter regions. Finally, undesired emitters are removed, and the device is ready for metallization.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1976</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19760713&amp;DB=EPODOC&amp;CC=US&amp;NR=3969165A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19760713&amp;DB=EPODOC&amp;CC=US&amp;NR=3969165A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HENDERSON; WILLIAM B</creatorcontrib><title>Simplified method of transistor manufacture</title><description>An improved method for the manufacture of semiconductor devices which shortens the processing steps leading to metallization is disclosed. The present invention utilizes a controlled silicon etch process which allows emitters to be diffused into both the emitter and base sites. Undesired emitters are then removed from the base sites prior to metallization which enables the semiconductor devices to be manufactured in fewer numbers of steps than that required by the prior art processing techniques. The invented method for forming a contactual region in a semiconductor substrate having a planar base region comprising the steps of forming at least one opening through an insulating layer on the substrate. Next, an impurity is diffused into the substrate through the opening to form a base region. A passivating layer is then disposed over the insulating layer and the opening. A pattern is etched through the passivating layer so as to expose a selected area in the base region of the substrate. A second impurity is now diffused into the base region through the pattern forming the emitter regions. Finally, undesired emitters are removed, and the device is ready for metallization.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1976</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAOzswtyMlMy0xNUchNLcnIT1HIT1MoKUrMK84sLskvUshNzCtNS0wuKS1K5WFgTUvMKU7lhdLcDPJuriHOHrqpBfnxqcUFicmpeakl8aHBxpZmloZmpo7GhFUAAPmIKVo</recordid><startdate>19760713</startdate><enddate>19760713</enddate><creator>HENDERSON; WILLIAM B</creator><scope>EVB</scope></search><sort><creationdate>19760713</creationdate><title>Simplified method of transistor manufacture</title><author>HENDERSON; WILLIAM B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US3969165A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1976</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>HENDERSON; WILLIAM B</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HENDERSON; WILLIAM B</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Simplified method of transistor manufacture</title><date>1976-07-13</date><risdate>1976</risdate><abstract>An improved method for the manufacture of semiconductor devices which shortens the processing steps leading to metallization is disclosed. The present invention utilizes a controlled silicon etch process which allows emitters to be diffused into both the emitter and base sites. Undesired emitters are then removed from the base sites prior to metallization which enables the semiconductor devices to be manufactured in fewer numbers of steps than that required by the prior art processing techniques. The invented method for forming a contactual region in a semiconductor substrate having a planar base region comprising the steps of forming at least one opening through an insulating layer on the substrate. Next, an impurity is diffused into the substrate through the opening to form a base region. A passivating layer is then disposed over the insulating layer and the opening. A pattern is etched through the passivating layer so as to expose a selected area in the base region of the substrate. A second impurity is now diffused into the base region through the pattern forming the emitter regions. Finally, undesired emitters are removed, and the device is ready for metallization.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US3969165A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Simplified method of transistor manufacture
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T23%3A26%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HENDERSON;%20WILLIAM%20B&rft.date=1976-07-13&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS3969165A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true