Method and apparatus for fault testing multiple stage networks
An apparatus for testing the crosspoints of a multiple stage end-marked switching network. The network being tested comprises in each stage at least one orthogonal matrix of bistable, solid-state crosspoints. The network has a predetermined plurality of unique paths between each fixed point at the o...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | PLATT ERIC G CORRADO JOSEPH M REINES JOSE WAWRYSZYN ASKOLD W WHITE STANLEY E |
description | An apparatus for testing the crosspoints of a multiple stage end-marked switching network. The network being tested comprises in each stage at least one orthogonal matrix of bistable, solid-state crosspoints. The network has a predetermined plurality of unique paths between each fixed point at the opposite ends of the network. Those paths are clearly defined in at least one intermediate stage of the network such that the paths can be checked for open circuit conditions and short circuit conditions by enabling specific paths or groups of paths in that stage and inhibiting all other paths or groups of paths. The apparatus shown may be controlled by controls which may be incorporated into a stored program controller controlling the switching network or by means of a computer programmed to perform routining of the exchange including the network. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US3893024A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US3893024A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US3893024A3</originalsourceid><addsrcrecordid>eNrjZLDzTS3JyE9RSMwD4oKCxKLEktJihbT8IoW0xNKcEoWS1OKSzLx0hVwgJ7MgJ1WhuCQxPVUhL7WkPL8ou5iHgTUtMac4lRdKczPIu7mGOHvophbkx6cWFyQmpwKVxocGG1tYGhsYmTgaE1YBAMEqMEw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for fault testing multiple stage networks</title><source>esp@cenet</source><creator>PLATT; ERIC G ; CORRADO; JOSEPH M ; REINES; JOSE ; WAWRYSZYN; ASKOLD W ; WHITE; STANLEY E</creator><creatorcontrib>PLATT; ERIC G ; CORRADO; JOSEPH M ; REINES; JOSE ; WAWRYSZYN; ASKOLD W ; WHITE; STANLEY E</creatorcontrib><description>An apparatus for testing the crosspoints of a multiple stage end-marked switching network. The network being tested comprises in each stage at least one orthogonal matrix of bistable, solid-state crosspoints. The network has a predetermined plurality of unique paths between each fixed point at the opposite ends of the network. Those paths are clearly defined in at least one intermediate stage of the network such that the paths can be checked for open circuit conditions and short circuit conditions by enabling specific paths or groups of paths in that stage and inhibiting all other paths or groups of paths. The apparatus shown may be controlled by controls which may be incorporated into a stored program controller controlling the switching network or by means of a computer programmed to perform routining of the exchange including the network.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; SELECTING ; TESTING</subject><creationdate>1975</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19750701&DB=EPODOC&CC=US&NR=3893024A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19750701&DB=EPODOC&CC=US&NR=3893024A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PLATT; ERIC G</creatorcontrib><creatorcontrib>CORRADO; JOSEPH M</creatorcontrib><creatorcontrib>REINES; JOSE</creatorcontrib><creatorcontrib>WAWRYSZYN; ASKOLD W</creatorcontrib><creatorcontrib>WHITE; STANLEY E</creatorcontrib><title>Method and apparatus for fault testing multiple stage networks</title><description>An apparatus for testing the crosspoints of a multiple stage end-marked switching network. The network being tested comprises in each stage at least one orthogonal matrix of bistable, solid-state crosspoints. The network has a predetermined plurality of unique paths between each fixed point at the opposite ends of the network. Those paths are clearly defined in at least one intermediate stage of the network such that the paths can be checked for open circuit conditions and short circuit conditions by enabling specific paths or groups of paths in that stage and inhibiting all other paths or groups of paths. The apparatus shown may be controlled by controls which may be incorporated into a stored program controller controlling the switching network or by means of a computer programmed to perform routining of the exchange including the network.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>SELECTING</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1975</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDzTS3JyE9RSMwD4oKCxKLEktJihbT8IoW0xNKcEoWS1OKSzLx0hVwgJ7MgJ1WhuCQxPVUhL7WkPL8ou5iHgTUtMac4lRdKczPIu7mGOHvophbkx6cWFyQmpwKVxocGG1tYGhsYmTgaE1YBAMEqMEw</recordid><startdate>19750701</startdate><enddate>19750701</enddate><creator>PLATT; ERIC G</creator><creator>CORRADO; JOSEPH M</creator><creator>REINES; JOSE</creator><creator>WAWRYSZYN; ASKOLD W</creator><creator>WHITE; STANLEY E</creator><scope>EVB</scope></search><sort><creationdate>19750701</creationdate><title>Method and apparatus for fault testing multiple stage networks</title><author>PLATT; ERIC G ; CORRADO; JOSEPH M ; REINES; JOSE ; WAWRYSZYN; ASKOLD W ; WHITE; STANLEY E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US3893024A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1975</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>SELECTING</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>PLATT; ERIC G</creatorcontrib><creatorcontrib>CORRADO; JOSEPH M</creatorcontrib><creatorcontrib>REINES; JOSE</creatorcontrib><creatorcontrib>WAWRYSZYN; ASKOLD W</creatorcontrib><creatorcontrib>WHITE; STANLEY E</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PLATT; ERIC G</au><au>CORRADO; JOSEPH M</au><au>REINES; JOSE</au><au>WAWRYSZYN; ASKOLD W</au><au>WHITE; STANLEY E</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for fault testing multiple stage networks</title><date>1975-07-01</date><risdate>1975</risdate><abstract>An apparatus for testing the crosspoints of a multiple stage end-marked switching network. The network being tested comprises in each stage at least one orthogonal matrix of bistable, solid-state crosspoints. The network has a predetermined plurality of unique paths between each fixed point at the opposite ends of the network. Those paths are clearly defined in at least one intermediate stage of the network such that the paths can be checked for open circuit conditions and short circuit conditions by enabling specific paths or groups of paths in that stage and inhibiting all other paths or groups of paths. The apparatus shown may be controlled by controls which may be incorporated into a stored program controller controlling the switching network or by means of a computer programmed to perform routining of the exchange including the network.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US3893024A |
source | esp@cenet |
subjects | ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY MEASURING MEASURING ELECTRIC VARIABLES MEASURING MAGNETIC VARIABLES PHYSICS SELECTING TESTING |
title | Method and apparatus for fault testing multiple stage networks |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T22%3A09%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PLATT;%20ERIC%20G&rft.date=1975-07-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS3893024A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |