SEQUENCE INTERLOCKING AND PRIORITY APPARATUS

Described is a sequence interlock generator and priority apparatus combination suitable for use in a storage control system for a two-level storage, wherein the storage system includes a high-speed storage against which requests for data are processed and a slower, larger-capacity main storage. Requ...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RUSSELL J. ROBELEN, JOHN R. WIERZBISKI, PHILIP S. DAUBER
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator RUSSELL J. ROBELEN
JOHN R. WIERZBISKI
PHILIP S. DAUBER
description Described is a sequence interlock generator and priority apparatus combination suitable for use in a storage control system for a two-level storage, wherein the storage system includes a high-speed storage against which requests for data are processed and a slower, larger-capacity main storage. Requests can be received and serviced concurrently at a plurality of request ports in the system where they are buffered in request stacks. A tag storage serves as an index to the data currently resident in high-speed storage and a directory storage acts as an index to data currently in main storage. The sequence interlock generator interlocks requests in the plurality of request stacks to insure that requests to the same storage area are performed in proper sequence to insure data integrity. A sequence interlock vector is computed when the request first enters its request port and is appended to the request until the request is clear to request service. A request is received in terms of a logical address. The logical address is transformed into a plurality of physical addresses in high-speed storage. The physical addresses are used to address corresponding tags from the tag storage to determine the contents of the desired addresses in high-speed storage. The priority apparatus essentially splits the request into two priority determinations, one for priority to access the tag storage and the second for priority to access the data storage. The ideal situation is for tags and storage to be accessed concurrently. However, the invention makes provision for action to begin upon the tags if the tag storage can be accessed due to conflicts for accessing the addressable entity in high-speed storage. As a consequence of the invention, initiation of service of a given request is begun at the earliest possible time.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US3675217A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US3675217A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US3675217A3</originalsourceid><addsrcrecordid>eNrjZNAJdg0MdfVzdlXw9AtxDfLxd_b29HNXcPRzUQgI8vQP8gyJVHAMCHAMcgwJDeZhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfGhwcZm5qZGhuaOxoRVAAAvyiTj</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEQUENCE INTERLOCKING AND PRIORITY APPARATUS</title><source>esp@cenet</source><creator>RUSSELL J. ROBELEN ; JOHN R. WIERZBISKI ; PHILIP S. DAUBER</creator><creatorcontrib>RUSSELL J. ROBELEN ; JOHN R. WIERZBISKI ; PHILIP S. DAUBER</creatorcontrib><description>Described is a sequence interlock generator and priority apparatus combination suitable for use in a storage control system for a two-level storage, wherein the storage system includes a high-speed storage against which requests for data are processed and a slower, larger-capacity main storage. Requests can be received and serviced concurrently at a plurality of request ports in the system where they are buffered in request stacks. A tag storage serves as an index to the data currently resident in high-speed storage and a directory storage acts as an index to data currently in main storage. The sequence interlock generator interlocks requests in the plurality of request stacks to insure that requests to the same storage area are performed in proper sequence to insure data integrity. A sequence interlock vector is computed when the request first enters its request port and is appended to the request until the request is clear to request service. A request is received in terms of a logical address. The logical address is transformed into a plurality of physical addresses in high-speed storage. The physical addresses are used to address corresponding tags from the tag storage to determine the contents of the desired addresses in high-speed storage. The priority apparatus essentially splits the request into two priority determinations, one for priority to access the tag storage and the second for priority to access the data storage. The ideal situation is for tags and storage to be accessed concurrently. However, the invention makes provision for action to begin upon the tags if the tag storage can be accessed due to conflicts for accessing the addressable entity in high-speed storage. As a consequence of the invention, initiation of service of a given request is begun at the earliest possible time.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1972</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19720704&amp;DB=EPODOC&amp;CC=US&amp;NR=3675217A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19720704&amp;DB=EPODOC&amp;CC=US&amp;NR=3675217A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>RUSSELL J. ROBELEN</creatorcontrib><creatorcontrib>JOHN R. WIERZBISKI</creatorcontrib><creatorcontrib>PHILIP S. DAUBER</creatorcontrib><title>SEQUENCE INTERLOCKING AND PRIORITY APPARATUS</title><description>Described is a sequence interlock generator and priority apparatus combination suitable for use in a storage control system for a two-level storage, wherein the storage system includes a high-speed storage against which requests for data are processed and a slower, larger-capacity main storage. Requests can be received and serviced concurrently at a plurality of request ports in the system where they are buffered in request stacks. A tag storage serves as an index to the data currently resident in high-speed storage and a directory storage acts as an index to data currently in main storage. The sequence interlock generator interlocks requests in the plurality of request stacks to insure that requests to the same storage area are performed in proper sequence to insure data integrity. A sequence interlock vector is computed when the request first enters its request port and is appended to the request until the request is clear to request service. A request is received in terms of a logical address. The logical address is transformed into a plurality of physical addresses in high-speed storage. The physical addresses are used to address corresponding tags from the tag storage to determine the contents of the desired addresses in high-speed storage. The priority apparatus essentially splits the request into two priority determinations, one for priority to access the tag storage and the second for priority to access the data storage. The ideal situation is for tags and storage to be accessed concurrently. However, the invention makes provision for action to begin upon the tags if the tag storage can be accessed due to conflicts for accessing the addressable entity in high-speed storage. As a consequence of the invention, initiation of service of a given request is begun at the earliest possible time.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1972</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAJdg0MdfVzdlXw9AtxDfLxd_b29HNXcPRzUQgI8vQP8gyJVHAMCHAMcgwJDeZhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfGhwcZm5qZGhuaOxoRVAAAvyiTj</recordid><startdate>19720704</startdate><enddate>19720704</enddate><creator>RUSSELL J. ROBELEN</creator><creator>JOHN R. WIERZBISKI</creator><creator>PHILIP S. DAUBER</creator><scope>EVB</scope></search><sort><creationdate>19720704</creationdate><title>SEQUENCE INTERLOCKING AND PRIORITY APPARATUS</title><author>RUSSELL J. ROBELEN ; JOHN R. WIERZBISKI ; PHILIP S. DAUBER</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US3675217A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1972</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>RUSSELL J. ROBELEN</creatorcontrib><creatorcontrib>JOHN R. WIERZBISKI</creatorcontrib><creatorcontrib>PHILIP S. DAUBER</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>RUSSELL J. ROBELEN</au><au>JOHN R. WIERZBISKI</au><au>PHILIP S. DAUBER</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEQUENCE INTERLOCKING AND PRIORITY APPARATUS</title><date>1972-07-04</date><risdate>1972</risdate><abstract>Described is a sequence interlock generator and priority apparatus combination suitable for use in a storage control system for a two-level storage, wherein the storage system includes a high-speed storage against which requests for data are processed and a slower, larger-capacity main storage. Requests can be received and serviced concurrently at a plurality of request ports in the system where they are buffered in request stacks. A tag storage serves as an index to the data currently resident in high-speed storage and a directory storage acts as an index to data currently in main storage. The sequence interlock generator interlocks requests in the plurality of request stacks to insure that requests to the same storage area are performed in proper sequence to insure data integrity. A sequence interlock vector is computed when the request first enters its request port and is appended to the request until the request is clear to request service. A request is received in terms of a logical address. The logical address is transformed into a plurality of physical addresses in high-speed storage. The physical addresses are used to address corresponding tags from the tag storage to determine the contents of the desired addresses in high-speed storage. The priority apparatus essentially splits the request into two priority determinations, one for priority to access the tag storage and the second for priority to access the data storage. The ideal situation is for tags and storage to be accessed concurrently. However, the invention makes provision for action to begin upon the tags if the tag storage can be accessed due to conflicts for accessing the addressable entity in high-speed storage. As a consequence of the invention, initiation of service of a given request is begun at the earliest possible time.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US3675217A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title SEQUENCE INTERLOCKING AND PRIORITY APPARATUS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T12%3A19%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=RUSSELL%20J.%20ROBELEN&rft.date=1972-07-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS3675217A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true