Method for fabricating insulated-gate field effect transistor

1,095,412. Making IGFET. INTERNATIONAL BUSINESS MACHINES CORPORATION. Aug. 4, 1965 [Aug. 26, 1964], No. 33292/65. Heading H1K. In the manufacture of an IGFET impurities are introduced into the gate insulation which is then subjected to an electric field while the transistor is heated. This process l...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: BRENNEMANN ANDREW E, SERAPHIM DONALD P, TANSAL SABIH
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator BRENNEMANN ANDREW E
SERAPHIM DONALD P
TANSAL SABIH
description 1,095,412. Making IGFET. INTERNATIONAL BUSINESS MACHINES CORPORATION. Aug. 4, 1965 [Aug. 26, 1964], No. 33292/65. Heading H1K. In the manufacture of an IGFET impurities are introduced into the gate insulation which is then subjected to an electric field while the transistor is heated. This process leads to a redistribution of charges in the insulation and consequent alternation of the induced charge carrier density in the channel region. The Specification describes a transistor formed on a high resistivity silicon body and having phosphorus diffused source and drain regions and having grown oxide gate insulation. Before the application of the metallic electrodes the transistor is heated in an oxygen atmosphere into which is introduced a boron or aluminium compound which decomposes to form a layer of oxide on the silicon oxide gate insulation. The layer material is diffused into the insulation, and gate, source and drain electrodes applied by vapour deposition. By applying a suitable uniform electric field between gate electrode and substrate and suitably heating the structure the characteristics of the transistor may be made of the deep enhancement type or deep depletion type or any intermediate type. These characteristics remain stable during normal operation of the transistor. If during the treatment potentials are also applied to the source and drain electrodes it is possible to produce a shaped conduction channel. An apparatus is described (Fig. 2, not shown) which is used for applying the heat-field treatment to a plurality of transistors on a single substrate so that each may have a desired type of characteristic.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US3386163A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US3386163A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US3386163A3</originalsourceid><addsrcrecordid>eNrjZLD1TS3JyE9RSMsvUkhLTCrKTE4sycxLV8jMKy7NSSxJTdFNB5IKaZmpOSkKqWlpqcklCiVFiXnFmcUl-UU8DKxpiTnFqbxQmptB3s01xNlDN7UgPz61uCAxOTUvtSQ-NNjY2MLM0MzY0ZiwCgB-aS_N</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for fabricating insulated-gate field effect transistor</title><source>esp@cenet</source><creator>BRENNEMANN ANDREW E ; SERAPHIM DONALD P ; TANSAL SABIH</creator><creatorcontrib>BRENNEMANN ANDREW E ; SERAPHIM DONALD P ; TANSAL SABIH</creatorcontrib><description>1,095,412. Making IGFET. INTERNATIONAL BUSINESS MACHINES CORPORATION. Aug. 4, 1965 [Aug. 26, 1964], No. 33292/65. Heading H1K. In the manufacture of an IGFET impurities are introduced into the gate insulation which is then subjected to an electric field while the transistor is heated. This process leads to a redistribution of charges in the insulation and consequent alternation of the induced charge carrier density in the channel region. The Specification describes a transistor formed on a high resistivity silicon body and having phosphorus diffused source and drain regions and having grown oxide gate insulation. Before the application of the metallic electrodes the transistor is heated in an oxygen atmosphere into which is introduced a boron or aluminium compound which decomposes to form a layer of oxide on the silicon oxide gate insulation. The layer material is diffused into the insulation, and gate, source and drain electrodes applied by vapour deposition. By applying a suitable uniform electric field between gate electrode and substrate and suitably heating the structure the characteristics of the transistor may be made of the deep enhancement type or deep depletion type or any intermediate type. These characteristics remain stable during normal operation of the transistor. If during the treatment potentials are also applied to the source and drain electrodes it is possible to produce a shaped conduction channel. An apparatus is described (Fig. 2, not shown) which is used for applying the heat-field treatment to a plurality of transistors on a single substrate so that each may have a desired type of characteristic.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1968</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19680604&amp;DB=EPODOC&amp;CC=US&amp;NR=3386163A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19680604&amp;DB=EPODOC&amp;CC=US&amp;NR=3386163A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>BRENNEMANN ANDREW E</creatorcontrib><creatorcontrib>SERAPHIM DONALD P</creatorcontrib><creatorcontrib>TANSAL SABIH</creatorcontrib><title>Method for fabricating insulated-gate field effect transistor</title><description>1,095,412. Making IGFET. INTERNATIONAL BUSINESS MACHINES CORPORATION. Aug. 4, 1965 [Aug. 26, 1964], No. 33292/65. Heading H1K. In the manufacture of an IGFET impurities are introduced into the gate insulation which is then subjected to an electric field while the transistor is heated. This process leads to a redistribution of charges in the insulation and consequent alternation of the induced charge carrier density in the channel region. The Specification describes a transistor formed on a high resistivity silicon body and having phosphorus diffused source and drain regions and having grown oxide gate insulation. Before the application of the metallic electrodes the transistor is heated in an oxygen atmosphere into which is introduced a boron or aluminium compound which decomposes to form a layer of oxide on the silicon oxide gate insulation. The layer material is diffused into the insulation, and gate, source and drain electrodes applied by vapour deposition. By applying a suitable uniform electric field between gate electrode and substrate and suitably heating the structure the characteristics of the transistor may be made of the deep enhancement type or deep depletion type or any intermediate type. These characteristics remain stable during normal operation of the transistor. If during the treatment potentials are also applied to the source and drain electrodes it is possible to produce a shaped conduction channel. An apparatus is described (Fig. 2, not shown) which is used for applying the heat-field treatment to a plurality of transistors on a single substrate so that each may have a desired type of characteristic.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1968</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD1TS3JyE9RSMsvUkhLTCrKTE4sycxLV8jMKy7NSSxJTdFNB5IKaZmpOSkKqWlpqcklCiVFiXnFmcUl-UU8DKxpiTnFqbxQmptB3s01xNlDN7UgPz61uCAxOTUvtSQ-NNjY2MLM0MzY0ZiwCgB-aS_N</recordid><startdate>19680604</startdate><enddate>19680604</enddate><creator>BRENNEMANN ANDREW E</creator><creator>SERAPHIM DONALD P</creator><creator>TANSAL SABIH</creator><scope>EVB</scope></search><sort><creationdate>19680604</creationdate><title>Method for fabricating insulated-gate field effect transistor</title><author>BRENNEMANN ANDREW E ; SERAPHIM DONALD P ; TANSAL SABIH</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US3386163A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1968</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>BRENNEMANN ANDREW E</creatorcontrib><creatorcontrib>SERAPHIM DONALD P</creatorcontrib><creatorcontrib>TANSAL SABIH</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>BRENNEMANN ANDREW E</au><au>SERAPHIM DONALD P</au><au>TANSAL SABIH</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for fabricating insulated-gate field effect transistor</title><date>1968-06-04</date><risdate>1968</risdate><abstract>1,095,412. Making IGFET. INTERNATIONAL BUSINESS MACHINES CORPORATION. Aug. 4, 1965 [Aug. 26, 1964], No. 33292/65. Heading H1K. In the manufacture of an IGFET impurities are introduced into the gate insulation which is then subjected to an electric field while the transistor is heated. This process leads to a redistribution of charges in the insulation and consequent alternation of the induced charge carrier density in the channel region. The Specification describes a transistor formed on a high resistivity silicon body and having phosphorus diffused source and drain regions and having grown oxide gate insulation. Before the application of the metallic electrodes the transistor is heated in an oxygen atmosphere into which is introduced a boron or aluminium compound which decomposes to form a layer of oxide on the silicon oxide gate insulation. The layer material is diffused into the insulation, and gate, source and drain electrodes applied by vapour deposition. By applying a suitable uniform electric field between gate electrode and substrate and suitably heating the structure the characteristics of the transistor may be made of the deep enhancement type or deep depletion type or any intermediate type. These characteristics remain stable during normal operation of the transistor. If during the treatment potentials are also applied to the source and drain electrodes it is possible to produce a shaped conduction channel. An apparatus is described (Fig. 2, not shown) which is used for applying the heat-field treatment to a plurality of transistors on a single substrate so that each may have a desired type of characteristic.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US3386163A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method for fabricating insulated-gate field effect transistor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T08%3A48%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=BRENNEMANN%20ANDREW%20E&rft.date=1968-06-04&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS3386163A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true