CIRCUITRY AND METHODS FOR CRYPTOGRAPHICALLY ENFORCING CONTROL-FLOW INTEGRITY

Techniques for cryptographically enforcing control-flow integrity are described. In certain examples, a processor includes: a cryptographic circuit to encrypt, with a first key, a first code section to be stored in a single page of memory, and to encrypt, with a second key, a second code section to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Durham, David M, LeMay, Michael, Sultana, Salmin, Grewal, Karanvir, Nasahl, Pascal, Liljestrand, Hans Goran
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Durham, David M
LeMay, Michael
Sultana, Salmin
Grewal, Karanvir
Nasahl, Pascal
Liljestrand, Hans Goran
description Techniques for cryptographically enforcing control-flow integrity are described. In certain examples, a processor includes: a cryptographic circuit to encrypt, with a first key, a first code section to be stored in a single page of memory, and to encrypt, with a second key, a second code section to be stored in the single page of memory; decoder circuitry to decode a single instruction into a decoded single instruction, the single instruction comprising a key identifier, an identifier of the second code section, and an opcode that is to indicate execution circuitry is to, when executing the first code section, determine if the key identifier corresponds to the second key, and in response to corresponding, cause the cryptographic circuit to switch to using the second key to decrypt the second code section, and transfer execution from the first code section to the second code section; and the execution circuitry to execute the decoded instruction according to the opcode.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2025007706A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2025007706A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2025007706A13</originalsourceid><addsrcrecordid>eNqNyr0KwjAUQOEsDqK-wwXnQqxo53CbP4hJub1FMpUicRIt1PdHBx_A6cDHWYuAnnDwTBlUbOGi2aW2B5MIkHLHyZLqnEcVQgYdv44-WsAUmVKoTEhX8JG1Jc95K1b36bGU3a8bsTea0VVlfo1lmadbeZb3OPS1rE9SNo08q8Pxv-sDvnkvfg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CIRCUITRY AND METHODS FOR CRYPTOGRAPHICALLY ENFORCING CONTROL-FLOW INTEGRITY</title><source>esp@cenet</source><creator>Durham, David M ; LeMay, Michael ; Sultana, Salmin ; Grewal, Karanvir ; Nasahl, Pascal ; Liljestrand, Hans Goran</creator><creatorcontrib>Durham, David M ; LeMay, Michael ; Sultana, Salmin ; Grewal, Karanvir ; Nasahl, Pascal ; Liljestrand, Hans Goran</creatorcontrib><description>Techniques for cryptographically enforcing control-flow integrity are described. In certain examples, a processor includes: a cryptographic circuit to encrypt, with a first key, a first code section to be stored in a single page of memory, and to encrypt, with a second key, a second code section to be stored in the single page of memory; decoder circuitry to decode a single instruction into a decoded single instruction, the single instruction comprising a key identifier, an identifier of the second code section, and an opcode that is to indicate execution circuitry is to, when executing the first code section, determine if the key identifier corresponds to the second key, and in response to corresponding, cause the cryptographic circuit to switch to using the second key to decrypt the second code section, and transfer execution from the first code section to the second code section; and the execution circuitry to execute the decoded instruction according to the opcode.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2025</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20250102&amp;DB=EPODOC&amp;CC=US&amp;NR=2025007706A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20250102&amp;DB=EPODOC&amp;CC=US&amp;NR=2025007706A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Durham, David M</creatorcontrib><creatorcontrib>LeMay, Michael</creatorcontrib><creatorcontrib>Sultana, Salmin</creatorcontrib><creatorcontrib>Grewal, Karanvir</creatorcontrib><creatorcontrib>Nasahl, Pascal</creatorcontrib><creatorcontrib>Liljestrand, Hans Goran</creatorcontrib><title>CIRCUITRY AND METHODS FOR CRYPTOGRAPHICALLY ENFORCING CONTROL-FLOW INTEGRITY</title><description>Techniques for cryptographically enforcing control-flow integrity are described. In certain examples, a processor includes: a cryptographic circuit to encrypt, with a first key, a first code section to be stored in a single page of memory, and to encrypt, with a second key, a second code section to be stored in the single page of memory; decoder circuitry to decode a single instruction into a decoded single instruction, the single instruction comprising a key identifier, an identifier of the second code section, and an opcode that is to indicate execution circuitry is to, when executing the first code section, determine if the key identifier corresponds to the second key, and in response to corresponding, cause the cryptographic circuit to switch to using the second key to decrypt the second code section, and transfer execution from the first code section to the second code section; and the execution circuitry to execute the decoded instruction according to the opcode.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2025</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyr0KwjAUQOEsDqK-wwXnQqxo53CbP4hJub1FMpUicRIt1PdHBx_A6cDHWYuAnnDwTBlUbOGi2aW2B5MIkHLHyZLqnEcVQgYdv44-WsAUmVKoTEhX8JG1Jc95K1b36bGU3a8bsTea0VVlfo1lmadbeZb3OPS1rE9SNo08q8Pxv-sDvnkvfg</recordid><startdate>20250102</startdate><enddate>20250102</enddate><creator>Durham, David M</creator><creator>LeMay, Michael</creator><creator>Sultana, Salmin</creator><creator>Grewal, Karanvir</creator><creator>Nasahl, Pascal</creator><creator>Liljestrand, Hans Goran</creator><scope>EVB</scope></search><sort><creationdate>20250102</creationdate><title>CIRCUITRY AND METHODS FOR CRYPTOGRAPHICALLY ENFORCING CONTROL-FLOW INTEGRITY</title><author>Durham, David M ; LeMay, Michael ; Sultana, Salmin ; Grewal, Karanvir ; Nasahl, Pascal ; Liljestrand, Hans Goran</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2025007706A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2025</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>Durham, David M</creatorcontrib><creatorcontrib>LeMay, Michael</creatorcontrib><creatorcontrib>Sultana, Salmin</creatorcontrib><creatorcontrib>Grewal, Karanvir</creatorcontrib><creatorcontrib>Nasahl, Pascal</creatorcontrib><creatorcontrib>Liljestrand, Hans Goran</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Durham, David M</au><au>LeMay, Michael</au><au>Sultana, Salmin</au><au>Grewal, Karanvir</au><au>Nasahl, Pascal</au><au>Liljestrand, Hans Goran</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CIRCUITRY AND METHODS FOR CRYPTOGRAPHICALLY ENFORCING CONTROL-FLOW INTEGRITY</title><date>2025-01-02</date><risdate>2025</risdate><abstract>Techniques for cryptographically enforcing control-flow integrity are described. In certain examples, a processor includes: a cryptographic circuit to encrypt, with a first key, a first code section to be stored in a single page of memory, and to encrypt, with a second key, a second code section to be stored in the single page of memory; decoder circuitry to decode a single instruction into a decoded single instruction, the single instruction comprising a key identifier, an identifier of the second code section, and an opcode that is to indicate execution circuitry is to, when executing the first code section, determine if the key identifier corresponds to the second key, and in response to corresponding, cause the cryptographic circuit to switch to using the second key to decrypt the second code section, and transfer execution from the first code section to the second code section; and the execution circuitry to execute the decoded instruction according to the opcode.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2025007706A1
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title CIRCUITRY AND METHODS FOR CRYPTOGRAPHICALLY ENFORCING CONTROL-FLOW INTEGRITY
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T01%3A11%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Durham,%20David%20M&rft.date=2025-01-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2025007706A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true