THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME

Disclosed are three-dimensional semiconductor memory devices and electronic systems. The three-dimensional semiconductor memory device comprises stack structures that include interlayer dielectric layers and gate electrodes that are alternately stacked on a substrate, vertical channel structures tha...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Min, Byeongheon, Jeon, Hyunuk, Kim, Dong Young
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Min, Byeongheon
Jeon, Hyunuk
Kim, Dong Young
description Disclosed are three-dimensional semiconductor memory devices and electronic systems. The three-dimensional semiconductor memory device comprises stack structures that include interlayer dielectric layers and gate electrodes that are alternately stacked on a substrate, vertical channel structures that penetrate the stack structures, and a separation structure that runs in a first direction across between the stack structures. The separation structure includes a first portion that extends in a vertical direction from the substrate, and a second portion on the first portion and including a material different from a material of the first portion. A top surface of the second portion is at a level the same as that of top surfaces of the vertical channel structures.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024414915A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024414915A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024414915A13</originalsourceid><addsrcrecordid>eNqNyrEKwjAQBuAuDqK-w4FzwWodHMPl1x40F0jSQqdSJE6ihfr-uPgATt_yrYs-NQEorThoFK-mpQgn7NV2nHwgB-fDQBa9MMioJbTgFLwKUxxigiNRbjsreqPUgKJx2Barx_Rc8u7npthfkbgp8_we8zJP9_zKn7GLx8Oxrqv6Up1NdfpvfQF48jHV</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME</title><source>esp@cenet</source><creator>Min, Byeongheon ; Jeon, Hyunuk ; Kim, Dong Young</creator><creatorcontrib>Min, Byeongheon ; Jeon, Hyunuk ; Kim, Dong Young</creatorcontrib><description>Disclosed are three-dimensional semiconductor memory devices and electronic systems. The three-dimensional semiconductor memory device comprises stack structures that include interlayer dielectric layers and gate electrodes that are alternately stacked on a substrate, vertical channel structures that penetrate the stack structures, and a separation structure that runs in a first direction across between the stack structures. The separation structure includes a first portion that extends in a vertical direction from the substrate, and a second portion on the first portion and including a material different from a material of the first portion. A top surface of the second portion is at a level the same as that of top surfaces of the vertical channel structures.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241212&amp;DB=EPODOC&amp;CC=US&amp;NR=2024414915A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241212&amp;DB=EPODOC&amp;CC=US&amp;NR=2024414915A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Min, Byeongheon</creatorcontrib><creatorcontrib>Jeon, Hyunuk</creatorcontrib><creatorcontrib>Kim, Dong Young</creatorcontrib><title>THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME</title><description>Disclosed are three-dimensional semiconductor memory devices and electronic systems. The three-dimensional semiconductor memory device comprises stack structures that include interlayer dielectric layers and gate electrodes that are alternately stacked on a substrate, vertical channel structures that penetrate the stack structures, and a separation structure that runs in a first direction across between the stack structures. The separation structure includes a first portion that extends in a vertical direction from the substrate, and a second portion on the first portion and including a material different from a material of the first portion. A top surface of the second portion is at a level the same as that of top surfaces of the vertical channel structures.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQBuAuDqK-w4FzwWodHMPl1x40F0jSQqdSJE6ihfr-uPgATt_yrYs-NQEorThoFK-mpQgn7NV2nHwgB-fDQBa9MMioJbTgFLwKUxxigiNRbjsreqPUgKJx2Barx_Rc8u7npthfkbgp8_we8zJP9_zKn7GLx8Oxrqv6Up1NdfpvfQF48jHV</recordid><startdate>20241212</startdate><enddate>20241212</enddate><creator>Min, Byeongheon</creator><creator>Jeon, Hyunuk</creator><creator>Kim, Dong Young</creator><scope>EVB</scope></search><sort><creationdate>20241212</creationdate><title>THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME</title><author>Min, Byeongheon ; Jeon, Hyunuk ; Kim, Dong Young</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024414915A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>Min, Byeongheon</creatorcontrib><creatorcontrib>Jeon, Hyunuk</creatorcontrib><creatorcontrib>Kim, Dong Young</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Min, Byeongheon</au><au>Jeon, Hyunuk</au><au>Kim, Dong Young</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME</title><date>2024-12-12</date><risdate>2024</risdate><abstract>Disclosed are three-dimensional semiconductor memory devices and electronic systems. The three-dimensional semiconductor memory device comprises stack structures that include interlayer dielectric layers and gate electrodes that are alternately stacked on a substrate, vertical channel structures that penetrate the stack structures, and a separation structure that runs in a first direction across between the stack structures. The separation structure includes a first portion that extends in a vertical direction from the substrate, and a second portion on the first portion and including a material different from a material of the first portion. A top surface of the second portion is at a level the same as that of top surfaces of the vertical channel structures.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024414915A1
source esp@cenet
subjects ELECTRICITY
title THREE-DIMENSIONAL SEMICONDUCTOR MEMORY DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T03%3A32%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Min,%20Byeongheon&rft.date=2024-12-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024414915A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true