TRANSITIONS BETWEEN LOW POWER MODES IN A PROCESSING SYSTEM
Processing circuitry includes a selectively powered domain having a communications interface to communicate with power management circuitry via a bus in accordance with a bus protocol, and a processing core to control the communications interface, wherein the selectively powered domain is not powere...
Gespeichert in:
| Hauptverfasser: | , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Marshall, Ray Charles Hureau, Loic Satsangi, Mohit Luedeke, Thomas Henry Singh, Shreya |
| description | Processing circuitry includes a selectively powered domain having a communications interface to communicate with power management circuitry via a bus in accordance with a bus protocol, and a processing core to control the communications interface, wherein the selectively powered domain is not powered when the processing circuitry is operating in any one of multiple low power modes. The processing circuitry also includes an always on power domain having a set of pins to communicate a set of handshake signals with the power management circuitry and a power management sequencer to control power mode transitions of the processing circuitry. When the processing circuitry is operating in one of the multiple low power modes such that the communications interface and the processing core are not powered, the power management sequencer generates a signature on the set of handshake signals to control power mode transitions from one of the multiple low power modes. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024411354A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024411354A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024411354A13</originalsourceid><addsrcrecordid>eNrjZLAKCXL0C_YM8fT3C1Zwcg0Jd3X1U_DxD1cI8A93DVLw9XdxDVbw9FNwVAgI8nd2DQ729HNXCI4MDnH15WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJiaGhsamJo6GxsSpAgB2LCoi</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>TRANSITIONS BETWEEN LOW POWER MODES IN A PROCESSING SYSTEM</title><source>esp@cenet</source><creator>Marshall, Ray Charles ; Hureau, Loic ; Satsangi, Mohit ; Luedeke, Thomas Henry ; Singh, Shreya</creator><creatorcontrib>Marshall, Ray Charles ; Hureau, Loic ; Satsangi, Mohit ; Luedeke, Thomas Henry ; Singh, Shreya</creatorcontrib><description>Processing circuitry includes a selectively powered domain having a communications interface to communicate with power management circuitry via a bus in accordance with a bus protocol, and a processing core to control the communications interface, wherein the selectively powered domain is not powered when the processing circuitry is operating in any one of multiple low power modes. The processing circuitry also includes an always on power domain having a set of pins to communicate a set of handshake signals with the power management circuitry and a power management sequencer to control power mode transitions of the processing circuitry. When the processing circuitry is operating in one of the multiple low power modes such that the communications interface and the processing core are not powered, the power management sequencer generates a signature on the set of handshake signals to control power mode transitions from one of the multiple low power modes.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241212&DB=EPODOC&CC=US&NR=2024411354A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241212&DB=EPODOC&CC=US&NR=2024411354A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Marshall, Ray Charles</creatorcontrib><creatorcontrib>Hureau, Loic</creatorcontrib><creatorcontrib>Satsangi, Mohit</creatorcontrib><creatorcontrib>Luedeke, Thomas Henry</creatorcontrib><creatorcontrib>Singh, Shreya</creatorcontrib><title>TRANSITIONS BETWEEN LOW POWER MODES IN A PROCESSING SYSTEM</title><description>Processing circuitry includes a selectively powered domain having a communications interface to communicate with power management circuitry via a bus in accordance with a bus protocol, and a processing core to control the communications interface, wherein the selectively powered domain is not powered when the processing circuitry is operating in any one of multiple low power modes. The processing circuitry also includes an always on power domain having a set of pins to communicate a set of handshake signals with the power management circuitry and a power management sequencer to control power mode transitions of the processing circuitry. When the processing circuitry is operating in one of the multiple low power modes such that the communications interface and the processing core are not powered, the power management sequencer generates a signature on the set of handshake signals to control power mode transitions from one of the multiple low power modes.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAKCXL0C_YM8fT3C1Zwcg0Jd3X1U_DxD1cI8A93DVLw9XdxDVbw9FNwVAgI8nd2DQ729HNXCI4MDnH15WFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8aHBRgZGJiaGhsamJo6GxsSpAgB2LCoi</recordid><startdate>20241212</startdate><enddate>20241212</enddate><creator>Marshall, Ray Charles</creator><creator>Hureau, Loic</creator><creator>Satsangi, Mohit</creator><creator>Luedeke, Thomas Henry</creator><creator>Singh, Shreya</creator><scope>EVB</scope></search><sort><creationdate>20241212</creationdate><title>TRANSITIONS BETWEEN LOW POWER MODES IN A PROCESSING SYSTEM</title><author>Marshall, Ray Charles ; Hureau, Loic ; Satsangi, Mohit ; Luedeke, Thomas Henry ; Singh, Shreya</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024411354A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Marshall, Ray Charles</creatorcontrib><creatorcontrib>Hureau, Loic</creatorcontrib><creatorcontrib>Satsangi, Mohit</creatorcontrib><creatorcontrib>Luedeke, Thomas Henry</creatorcontrib><creatorcontrib>Singh, Shreya</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Marshall, Ray Charles</au><au>Hureau, Loic</au><au>Satsangi, Mohit</au><au>Luedeke, Thomas Henry</au><au>Singh, Shreya</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>TRANSITIONS BETWEEN LOW POWER MODES IN A PROCESSING SYSTEM</title><date>2024-12-12</date><risdate>2024</risdate><abstract>Processing circuitry includes a selectively powered domain having a communications interface to communicate with power management circuitry via a bus in accordance with a bus protocol, and a processing core to control the communications interface, wherein the selectively powered domain is not powered when the processing circuitry is operating in any one of multiple low power modes. The processing circuitry also includes an always on power domain having a set of pins to communicate a set of handshake signals with the power management circuitry and a power management sequencer to control power mode transitions of the processing circuitry. When the processing circuitry is operating in one of the multiple low power modes such that the communications interface and the processing core are not powered, the power management sequencer generates a signature on the set of handshake signals to control power mode transitions from one of the multiple low power modes.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_US2024411354A1 |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | TRANSITIONS BETWEEN LOW POWER MODES IN A PROCESSING SYSTEM |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T12%3A09%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Marshall,%20Ray%20Charles&rft.date=2024-12-12&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024411354A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |