EPITAXY FAST RAMP TEMPERATURE CONTROL SYSTEMS AND PROCESSES

Substrate processing systems and methods include: (a) seating a substrate on a support; (b) optically measuring center substrate temperature using a first pyrometer; (c) optically measuring edge substrate temperature using a second pyrometer; and (d) determining an edge offset temperature between th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Huang, Shujin, Huang, Chengzi, Quinn, Kevin Eugene, Chen, Zhizhong, Wang, Yang, Su, Junwei
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Huang, Shujin
Huang, Chengzi
Quinn, Kevin Eugene
Chen, Zhizhong
Wang, Yang
Su, Junwei
description Substrate processing systems and methods include: (a) seating a substrate on a support; (b) optically measuring center substrate temperature using a first pyrometer; (c) optically measuring edge substrate temperature using a second pyrometer; and (d) determining an edge offset temperature between the edge substrate temperature and the center substrate temperature. Three temperature ramping steps are used to heat up the substrate for processing: two fast ramping steps and one slow ramping steps. After substrate processing, an initial, controlled cooling step is provided. During at least the second fast temperature ramping step, the slow temperature ramping step, the substrate processing step(s), and the initial controlled cooling step, heating of the substrate is controlled to place and/or hold the edge offset temperature within predetermined ranges in order to maintain uniform temperature and/or a desired temperature gradient across the substrate. Such systems and methods help avoid crystal defects (e.g., slip) and/or auto-doping.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024404891A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024404891A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024404891A13</originalsourceid><addsrcrecordid>eNrjZLB2DfAMcYyIVHBzDA5RCHL0DVAIcfUNcA1yDAkNclVw9vcLCfL3UQiODAYKBys4-rkoBAT5O7sGB7sG8zCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMjExMDEwtLQ0dDY-JUAQC2NSqt</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>EPITAXY FAST RAMP TEMPERATURE CONTROL SYSTEMS AND PROCESSES</title><source>esp@cenet</source><creator>Huang, Shujin ; Huang, Chengzi ; Quinn, Kevin Eugene ; Chen, Zhizhong ; Wang, Yang ; Su, Junwei</creator><creatorcontrib>Huang, Shujin ; Huang, Chengzi ; Quinn, Kevin Eugene ; Chen, Zhizhong ; Wang, Yang ; Su, Junwei</creatorcontrib><description>Substrate processing systems and methods include: (a) seating a substrate on a support; (b) optically measuring center substrate temperature using a first pyrometer; (c) optically measuring edge substrate temperature using a second pyrometer; and (d) determining an edge offset temperature between the edge substrate temperature and the center substrate temperature. Three temperature ramping steps are used to heat up the substrate for processing: two fast ramping steps and one slow ramping steps. After substrate processing, an initial, controlled cooling step is provided. During at least the second fast temperature ramping step, the slow temperature ramping step, the substrate processing step(s), and the initial controlled cooling step, heating of the substrate is controlled to place and/or hold the edge offset temperature within predetermined ranges in order to maintain uniform temperature and/or a desired temperature gradient across the substrate. Such systems and methods help avoid crystal defects (e.g., slip) and/or auto-doping.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241205&amp;DB=EPODOC&amp;CC=US&amp;NR=2024404891A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241205&amp;DB=EPODOC&amp;CC=US&amp;NR=2024404891A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Huang, Shujin</creatorcontrib><creatorcontrib>Huang, Chengzi</creatorcontrib><creatorcontrib>Quinn, Kevin Eugene</creatorcontrib><creatorcontrib>Chen, Zhizhong</creatorcontrib><creatorcontrib>Wang, Yang</creatorcontrib><creatorcontrib>Su, Junwei</creatorcontrib><title>EPITAXY FAST RAMP TEMPERATURE CONTROL SYSTEMS AND PROCESSES</title><description>Substrate processing systems and methods include: (a) seating a substrate on a support; (b) optically measuring center substrate temperature using a first pyrometer; (c) optically measuring edge substrate temperature using a second pyrometer; and (d) determining an edge offset temperature between the edge substrate temperature and the center substrate temperature. Three temperature ramping steps are used to heat up the substrate for processing: two fast ramping steps and one slow ramping steps. After substrate processing, an initial, controlled cooling step is provided. During at least the second fast temperature ramping step, the slow temperature ramping step, the substrate processing step(s), and the initial controlled cooling step, heating of the substrate is controlled to place and/or hold the edge offset temperature within predetermined ranges in order to maintain uniform temperature and/or a desired temperature gradient across the substrate. Such systems and methods help avoid crystal defects (e.g., slip) and/or auto-doping.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB2DfAMcYyIVHBzDA5RCHL0DVAIcfUNcA1yDAkNclVw9vcLCfL3UQiODAYKBys4-rkoBAT5O7sGB7sG8zCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSS-NBgIwMjExMDEwtLQ0dDY-JUAQC2NSqt</recordid><startdate>20241205</startdate><enddate>20241205</enddate><creator>Huang, Shujin</creator><creator>Huang, Chengzi</creator><creator>Quinn, Kevin Eugene</creator><creator>Chen, Zhizhong</creator><creator>Wang, Yang</creator><creator>Su, Junwei</creator><scope>EVB</scope></search><sort><creationdate>20241205</creationdate><title>EPITAXY FAST RAMP TEMPERATURE CONTROL SYSTEMS AND PROCESSES</title><author>Huang, Shujin ; Huang, Chengzi ; Quinn, Kevin Eugene ; Chen, Zhizhong ; Wang, Yang ; Su, Junwei</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024404891A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Huang, Shujin</creatorcontrib><creatorcontrib>Huang, Chengzi</creatorcontrib><creatorcontrib>Quinn, Kevin Eugene</creatorcontrib><creatorcontrib>Chen, Zhizhong</creatorcontrib><creatorcontrib>Wang, Yang</creatorcontrib><creatorcontrib>Su, Junwei</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Huang, Shujin</au><au>Huang, Chengzi</au><au>Quinn, Kevin Eugene</au><au>Chen, Zhizhong</au><au>Wang, Yang</au><au>Su, Junwei</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>EPITAXY FAST RAMP TEMPERATURE CONTROL SYSTEMS AND PROCESSES</title><date>2024-12-05</date><risdate>2024</risdate><abstract>Substrate processing systems and methods include: (a) seating a substrate on a support; (b) optically measuring center substrate temperature using a first pyrometer; (c) optically measuring edge substrate temperature using a second pyrometer; and (d) determining an edge offset temperature between the edge substrate temperature and the center substrate temperature. Three temperature ramping steps are used to heat up the substrate for processing: two fast ramping steps and one slow ramping steps. After substrate processing, an initial, controlled cooling step is provided. During at least the second fast temperature ramping step, the slow temperature ramping step, the substrate processing step(s), and the initial controlled cooling step, heating of the substrate is controlled to place and/or hold the edge offset temperature within predetermined ranges in order to maintain uniform temperature and/or a desired temperature gradient across the substrate. Such systems and methods help avoid crystal defects (e.g., slip) and/or auto-doping.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024404891A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title EPITAXY FAST RAMP TEMPERATURE CONTROL SYSTEMS AND PROCESSES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T20%3A53%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Huang,%20Shujin&rft.date=2024-12-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024404891A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true