DEVICES USING CHIPLET BASED STORAGE ARCHITECTURES

DEVICES USING CHIPLET BASED STORAGE ARCHITECTURES

A device for implementing a storage architecture includes a front-end chip having at least one front-end link, and at least one back-end chip having back-end link for communication with the front-end link. The front-end link and the back-end link include a link layer and a physical layer, respective...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LEE, Dong Sop, PARK, Ie Ryung
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
PHYSICS
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LEE, Dong Sop
PARK, Ie Ryung
description A device for implementing a storage architecture includes a front-end chip having at least one front-end link, and at least one back-end chip having back-end link for communication with the front-end link. The front-end link and the back-end link include a link layer and a physical layer, respectively. A data packet that is transmitted between the front-end link and the back-end link is composed of at least one flow control digit, and the flow control digit is composed of at least one physical digit. The link layer is configured to process data in the form of separating the flow control digit into upper layer data and flow control data. And the physical layer is configured to process data in the form of a data packet part and a control packet part.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024403236A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024403236A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024403236A13</originalsourceid><addsrcrecordid>eNrjZDB0cQ3zdHYNVggN9vRzV3D28AzwcQ1RcHIMdnVRCA7xD3J0d1VwDAKKh7g6h4QGuQbzMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjAyMTEwNjI2MzR0Nj4lQBAO1lJ3w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DEVICES USING CHIPLET BASED STORAGE ARCHITECTURES</title><source>esp@cenet</source><creator>LEE, Dong Sop ; PARK, Ie Ryung</creator><creatorcontrib>LEE, Dong Sop ; PARK, Ie Ryung</creatorcontrib><description>A device for implementing a storage architecture includes a front-end chip having at least one front-end link, and at least one back-end chip having back-end link for communication with the front-end link. The front-end link and the back-end link include a link layer and a physical layer, respectively. A data packet that is transmitted between the front-end link and the back-end link is composed of at least one flow control digit, and the flow control digit is composed of at least one physical digit. The link layer is configured to process data in the form of separating the flow control digit into upper layer data and flow control data. And the physical layer is configured to process data in the form of a data packet part and a control packet part.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PHYSICS ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241205&amp;DB=EPODOC&amp;CC=US&amp;NR=2024403236A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241205&amp;DB=EPODOC&amp;CC=US&amp;NR=2024403236A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEE, Dong Sop</creatorcontrib><creatorcontrib>PARK, Ie Ryung</creatorcontrib><title>DEVICES USING CHIPLET BASED STORAGE ARCHITECTURES</title><description>A device for implementing a storage architecture includes a front-end chip having at least one front-end link, and at least one back-end chip having back-end link for communication with the front-end link. The front-end link and the back-end link include a link layer and a physical layer, respectively. A data packet that is transmitted between the front-end link and the back-end link is composed of at least one flow control digit, and the flow control digit is composed of at least one physical digit. The link layer is configured to process data in the form of separating the flow control digit into upper layer data and flow control data. And the physical layer is configured to process data in the form of a data packet part and a control packet part.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDB0cQ3zdHYNVggN9vRzV3D28AzwcQ1RcHIMdnVRCA7xD3J0d1VwDAKKh7g6h4QGuQbzMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JL40GAjAyMTEwNjI2MzR0Nj4lQBAO1lJ3w</recordid><startdate>20241205</startdate><enddate>20241205</enddate><creator>LEE, Dong Sop</creator><creator>PARK, Ie Ryung</creator><scope>EVB</scope></search><sort><creationdate>20241205</creationdate><title>DEVICES USING CHIPLET BASED STORAGE ARCHITECTURES</title><author>LEE, Dong Sop ; PARK, Ie Ryung</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024403236A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LEE, Dong Sop</creatorcontrib><creatorcontrib>PARK, Ie Ryung</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEE, Dong Sop</au><au>PARK, Ie Ryung</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DEVICES USING CHIPLET BASED STORAGE ARCHITECTURES</title><date>2024-12-05</date><risdate>2024</risdate><abstract>A device for implementing a storage architecture includes a front-end chip having at least one front-end link, and at least one back-end chip having back-end link for communication with the front-end link. The front-end link and the back-end link include a link layer and a physical layer, respectively. A data packet that is transmitted between the front-end link and the back-end link is composed of at least one flow control digit, and the flow control digit is composed of at least one physical digit. The link layer is configured to process data in the form of separating the flow control digit into upper layer data and flow control data. And the physical layer is configured to process data in the form of a data packet part and a control packet part.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024403236A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
PHYSICS
SEMICONDUCTOR DEVICES
title DEVICES USING CHIPLET BASED STORAGE ARCHITECTURES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-10T16%3A14%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEE,%20Dong%20Sop&rft.date=2024-12-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024403236A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true