POWER ELECTRONIC DEVICE WITH IMPROVED ELECTRICAL PERFORMANCES
An electronic device includes a semiconductor body of SiC having an upper surface and a lower surface opposite to each other along a first axis and including: a drain substrate extending into the semiconductor body starting from the bottom surface and with a first electrical conductivity type; a dri...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | SAGGIO, Mario Giuseppe CASCINO, Salvatore PULVIRENTI, Mario |
description | An electronic device includes a semiconductor body of SiC having an upper surface and a lower surface opposite to each other along a first axis and including: a drain substrate extending into the semiconductor body starting from the bottom surface and with a first electrical conductivity type; a drift layer extending into the semiconductor body starting from the upper surface and with the first electrical conductivity type and a second dopant concentration; a body region accommodated in the drift layer; and a source region accommodated in the body region. The electronic device further includes a gate structure on the upper surface. The semiconductor body further comprises at least one doped pocket region which is buried in the drift layer, has a second electrical conductivity type and is aligned along the first axis with the source region and/or with the gate structure. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024395924A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024395924A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024395924A13</originalsourceid><addsrcrecordid>eNrjZLAN8A93DVJw9XF1Dgny9_N0VnBxDfN0dlUI9wzxUPD0DQjyD3N1gcp7Ojv6KAS4Brn5B_k6-jm7BvMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDIxNjS1NLIxNHQ2PiVAEA8TIrDA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>POWER ELECTRONIC DEVICE WITH IMPROVED ELECTRICAL PERFORMANCES</title><source>esp@cenet</source><creator>SAGGIO, Mario Giuseppe ; CASCINO, Salvatore ; PULVIRENTI, Mario</creator><creatorcontrib>SAGGIO, Mario Giuseppe ; CASCINO, Salvatore ; PULVIRENTI, Mario</creatorcontrib><description>An electronic device includes a semiconductor body of SiC having an upper surface and a lower surface opposite to each other along a first axis and including: a drain substrate extending into the semiconductor body starting from the bottom surface and with a first electrical conductivity type; a drift layer extending into the semiconductor body starting from the upper surface and with the first electrical conductivity type and a second dopant concentration; a body region accommodated in the drift layer; and a source region accommodated in the body region. The electronic device further includes a gate structure on the upper surface. The semiconductor body further comprises at least one doped pocket region which is buried in the drift layer, has a second electrical conductivity type and is aligned along the first axis with the source region and/or with the gate structure.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241128&DB=EPODOC&CC=US&NR=2024395924A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241128&DB=EPODOC&CC=US&NR=2024395924A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SAGGIO, Mario Giuseppe</creatorcontrib><creatorcontrib>CASCINO, Salvatore</creatorcontrib><creatorcontrib>PULVIRENTI, Mario</creatorcontrib><title>POWER ELECTRONIC DEVICE WITH IMPROVED ELECTRICAL PERFORMANCES</title><description>An electronic device includes a semiconductor body of SiC having an upper surface and a lower surface opposite to each other along a first axis and including: a drain substrate extending into the semiconductor body starting from the bottom surface and with a first electrical conductivity type; a drift layer extending into the semiconductor body starting from the upper surface and with the first electrical conductivity type and a second dopant concentration; a body region accommodated in the drift layer; and a source region accommodated in the body region. The electronic device further includes a gate structure on the upper surface. The semiconductor body further comprises at least one doped pocket region which is buried in the drift layer, has a second electrical conductivity type and is aligned along the first axis with the source region and/or with the gate structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAN8A93DVJw9XF1Dgny9_N0VnBxDfN0dlUI9wzxUPD0DQjyD3N1gcp7Ojv6KAS4Brn5B_k6-jm7BvMwsKYl5hSn8kJpbgZlN9cQZw_d1IL8-NTigsTk1LzUkvjQYCMDIxNjS1NLIxNHQ2PiVAEA8TIrDA</recordid><startdate>20241128</startdate><enddate>20241128</enddate><creator>SAGGIO, Mario Giuseppe</creator><creator>CASCINO, Salvatore</creator><creator>PULVIRENTI, Mario</creator><scope>EVB</scope></search><sort><creationdate>20241128</creationdate><title>POWER ELECTRONIC DEVICE WITH IMPROVED ELECTRICAL PERFORMANCES</title><author>SAGGIO, Mario Giuseppe ; CASCINO, Salvatore ; PULVIRENTI, Mario</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024395924A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>SAGGIO, Mario Giuseppe</creatorcontrib><creatorcontrib>CASCINO, Salvatore</creatorcontrib><creatorcontrib>PULVIRENTI, Mario</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SAGGIO, Mario Giuseppe</au><au>CASCINO, Salvatore</au><au>PULVIRENTI, Mario</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>POWER ELECTRONIC DEVICE WITH IMPROVED ELECTRICAL PERFORMANCES</title><date>2024-11-28</date><risdate>2024</risdate><abstract>An electronic device includes a semiconductor body of SiC having an upper surface and a lower surface opposite to each other along a first axis and including: a drain substrate extending into the semiconductor body starting from the bottom surface and with a first electrical conductivity type; a drift layer extending into the semiconductor body starting from the upper surface and with the first electrical conductivity type and a second dopant concentration; a body region accommodated in the drift layer; and a source region accommodated in the body region. The electronic device further includes a gate structure on the upper surface. The semiconductor body further comprises at least one doped pocket region which is buried in the drift layer, has a second electrical conductivity type and is aligned along the first axis with the source region and/or with the gate structure.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_US2024395924A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | POWER ELECTRONIC DEVICE WITH IMPROVED ELECTRICAL PERFORMANCES |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T19%3A04%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SAGGIO,%20Mario%20Giuseppe&rft.date=2024-11-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024395924A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |