METHOD OF ERROR CORRECTION CODE (ECC) DECODING AND MEMORY SYSTEM PERFORMING THE SAME

In a method of error correction code (ECC) decoding, normal read data are read from a nonvolatile memory device based on normal read voltages, and a first ECC decoding is performed with respect to the normal read data. When the first ECC decoding results in failure, flip read data are read from the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Son, Hongrak, Hwang, Youngjun, Yu, Geunyeong, Lee, Kangseok, Choi, Seonghyeog
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Son, Hongrak
Hwang, Youngjun
Yu, Geunyeong
Lee, Kangseok
Choi, Seonghyeog
description In a method of error correction code (ECC) decoding, normal read data are read from a nonvolatile memory device based on normal read voltages, and a first ECC decoding is performed with respect to the normal read data. When the first ECC decoding results in failure, flip read data are read from the nonvolatile memory device based on flip read voltages corresponding to a flip range of a threshold voltage. Corrected read data are generated based on the flip read data by inverting error candidate bits included in the flip range among bits of the normal read data, and a second ECC decoding is performed with respect to the corrected read voltage. Error correction capability may be enhanced by retrying ECC decoding based on the corrected read data when ECC decoding based on the normal read data results in failure.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_US2024395352A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>US2024395352A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_US2024395352A13</originalsourceid><addsrcrecordid>eNqNirEKwjAURbM4iPoPD1x0EDSxg2NIXkyH9MnLc-hUisRJtFD_Hyv4AU73HM6dK0kokTxQAGQmBkfM6KSmZkKPsEHntuBxkro5g208JEzELeQ2Cya4IAfi9I0SEbJNuFSze_8Yy-q3C7UOKC7uyvDqyjj0t_Is7-6a9V4fzakylbYH89_rA6VCMJI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD OF ERROR CORRECTION CODE (ECC) DECODING AND MEMORY SYSTEM PERFORMING THE SAME</title><source>esp@cenet</source><creator>Son, Hongrak ; Hwang, Youngjun ; Yu, Geunyeong ; Lee, Kangseok ; Choi, Seonghyeog</creator><creatorcontrib>Son, Hongrak ; Hwang, Youngjun ; Yu, Geunyeong ; Lee, Kangseok ; Choi, Seonghyeog</creatorcontrib><description>In a method of error correction code (ECC) decoding, normal read data are read from a nonvolatile memory device based on normal read voltages, and a first ECC decoding is performed with respect to the normal read data. When the first ECC decoding results in failure, flip read data are read from the nonvolatile memory device based on flip read voltages corresponding to a flip range of a threshold voltage. Corrected read data are generated based on the flip read data by inverting error candidate bits included in the flip range among bits of the normal read data, and a second ECC decoding is performed with respect to the corrected read voltage. Error correction capability may be enhanced by retrying ECC decoding based on the corrected read data when ECC decoding based on the normal read data results in failure.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241128&amp;DB=EPODOC&amp;CC=US&amp;NR=2024395352A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20241128&amp;DB=EPODOC&amp;CC=US&amp;NR=2024395352A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Son, Hongrak</creatorcontrib><creatorcontrib>Hwang, Youngjun</creatorcontrib><creatorcontrib>Yu, Geunyeong</creatorcontrib><creatorcontrib>Lee, Kangseok</creatorcontrib><creatorcontrib>Choi, Seonghyeog</creatorcontrib><title>METHOD OF ERROR CORRECTION CODE (ECC) DECODING AND MEMORY SYSTEM PERFORMING THE SAME</title><description>In a method of error correction code (ECC) decoding, normal read data are read from a nonvolatile memory device based on normal read voltages, and a first ECC decoding is performed with respect to the normal read data. When the first ECC decoding results in failure, flip read data are read from the nonvolatile memory device based on flip read voltages corresponding to a flip range of a threshold voltage. Corrected read data are generated based on the flip read data by inverting error candidate bits included in the flip range among bits of the normal read data, and a second ECC decoding is performed with respect to the corrected read voltage. Error correction capability may be enhanced by retrying ECC decoding based on the corrected read data when ECC decoding based on the normal read data results in failure.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNirEKwjAURbM4iPoPD1x0EDSxg2NIXkyH9MnLc-hUisRJtFD_Hyv4AU73HM6dK0kokTxQAGQmBkfM6KSmZkKPsEHntuBxkro5g208JEzELeQ2Cya4IAfi9I0SEbJNuFSze_8Yy-q3C7UOKC7uyvDqyjj0t_Is7-6a9V4fzakylbYH89_rA6VCMJI</recordid><startdate>20241128</startdate><enddate>20241128</enddate><creator>Son, Hongrak</creator><creator>Hwang, Youngjun</creator><creator>Yu, Geunyeong</creator><creator>Lee, Kangseok</creator><creator>Choi, Seonghyeog</creator><scope>EVB</scope></search><sort><creationdate>20241128</creationdate><title>METHOD OF ERROR CORRECTION CODE (ECC) DECODING AND MEMORY SYSTEM PERFORMING THE SAME</title><author>Son, Hongrak ; Hwang, Youngjun ; Yu, Geunyeong ; Lee, Kangseok ; Choi, Seonghyeog</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_US2024395352A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>Son, Hongrak</creatorcontrib><creatorcontrib>Hwang, Youngjun</creatorcontrib><creatorcontrib>Yu, Geunyeong</creatorcontrib><creatorcontrib>Lee, Kangseok</creatorcontrib><creatorcontrib>Choi, Seonghyeog</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Son, Hongrak</au><au>Hwang, Youngjun</au><au>Yu, Geunyeong</au><au>Lee, Kangseok</au><au>Choi, Seonghyeog</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD OF ERROR CORRECTION CODE (ECC) DECODING AND MEMORY SYSTEM PERFORMING THE SAME</title><date>2024-11-28</date><risdate>2024</risdate><abstract>In a method of error correction code (ECC) decoding, normal read data are read from a nonvolatile memory device based on normal read voltages, and a first ECC decoding is performed with respect to the normal read data. When the first ECC decoding results in failure, flip read data are read from the nonvolatile memory device based on flip read voltages corresponding to a flip range of a threshold voltage. Corrected read data are generated based on the flip read data by inverting error candidate bits included in the flip range among bits of the normal read data, and a second ECC decoding is performed with respect to the corrected read voltage. Error correction capability may be enhanced by retrying ECC decoding based on the corrected read data when ECC decoding based on the normal read data results in failure.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_US2024395352A1
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title METHOD OF ERROR CORRECTION CODE (ECC) DECODING AND MEMORY SYSTEM PERFORMING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T21%3A59%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Son,%20Hongrak&rft.date=2024-11-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EUS2024395352A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true